Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > SoC design

SoC design Search results

?
?
total search2531 articles
2010-04-01 Video SoC brings smart analytics to IP cams
TI's DMVA1 SoC provides entry level analytics by integrating TI's first generation vision co-processor, which allows customers to easily deploy smart analytics functions
2015-04-27 Verilog-AMS vs SPICE view for SoC verification
In this article, we comparatively analyse the usage of Verilog/Verilog-AMS and SPICE views from the perspective of data converters and clocking IPs in an SoC
2003-04-16 Vendors must support IP reuse in SoC
The need for IP reuse will increase as design complexity grows to higher levels. This support structure forms an invisible layer that would make SoC/IP-ASIC engagements as seamless as possible.
2005-07-18 Variables dictate 'right' SoC-SiP mix for phones
The right mix of SiP and SoC will depend on many factors&mdasj;most critical is cost
2007-06-07 USB PHY trims power in 65nm, 45nm SoC designs
Chipidea introduces a USB PHY core for 1.8V I/O devices that it says offers the industry's lowest power consumption for SoC designs in the 65nm and 45nm advanced technology nodes
2013-03-08 USB 3.0-SATA3 bridge SoC reduces BoM
Renesas' uPD720231 SoC enables effective multi-gigabit per second data transfer between a USB 3.0 host system and a SATA device used in widely adopted external USB hard drives and solid state drives
2015-03-26 Understanding design compilation in hardware emulators
Design capacity in hardware emulators, also the compilation flow, is heavily dependent on the type of technology utilised in the verification engine
2007-09-21 UMC taps Synopsys memory IP design tool
UMC has selected Synopsys Inc.'s memory IP development automation environment for its advanced design processes
2007-02-01 TV-on-a-chip simplifies entire DTV design
Broadcom Corp. rolled out a "television-on-a-chip" that the company calls the first digital HDTV silicon solution to support full 1,080p display resolution.
2008-01-15 Turnkey ref design supports both Blu-ray, HD DVD
Broadcom's BCM97440 reference design incorporates complete software stacks that meet Blu-ray, HD DVD and universal player requirements, enabling manufacturers to introduce mass-market HD solutions to market quickly and at the right price points
2007-06-28 TSMC, Cadence team on 65nm wireless design flow
Cadence and TSMC have teamed on nanometer wireless design and produced a new TSMC 65nm RF PDK compatible with the new Cadence Virtuoso custom design platform
2004-01-16 Trinamic SoC with I?C-compliant interface
Designed for office and industrial automation apps, the stepper motor control SoC from Trinamic Microchips GmbH combines positioning intelligence and drive electronics with a serial I?C-compliant interface
2008-01-31 Toshiba, Cadence collaborate on 65nm design
Cadence Design announced that Toshiba has deployed Cadence Virtuoso simulation technology to provide its analog and mixed-signal chip designers an easy-to-use and accurate reliability analysis flow
2004-05-03 Toshiba used Synopsys platform for SoC designs
Synopsys has announced that Toshiba has taped out multiple 90nm SoC designs for its audiovisual and office equipment product lines using Synopsys' platform
2004-12-21 Toshiba supports Cadence RTL compiler for ASIC design
Cadence Design Systems Inc. announced that Toshiba America Electronic Components Inc. (TAEC) has introduced a design kit to support its custom System-on-Chip (SoC) and ASIC customers using Cadence Encounter RTL compiler synthesis.
2002-12-13 Toshiba adopts Agilent SoC Series
Toshiba Corp. has chosen Agilent Technologies Inc.'s 93000 SoC series Test System to reduce the test time of its CMOS mixed-signal devices
2004-02-02 Toolset eyes process test-chip design
Silicon Canvas released a platform for process test-chip development that is designed to help foundries create test chips to verify, optimize and calibrate silicon processes.
2005-12-08 Tool ARMs for SoC validation
Carbon Design Systems' SOC-VSP extends ARM's RealView SoC Designer to import "Carbonized" VHDL or Verilog RTL models.
2008-02-22 Tiny 2Mpixel SoC fits thin handsets, PC cameras
Micron has introduced a 0.2-inch 2Mpixel imaging SoC for thin mobile phones, PC cameras and PDAs
2008-02-08 TI, MIT develop design technique for ultralow-voltage ICs
A new design technique for low-power ICs has been developed by engineers from Texas Instruments Inc. and the Massachusetts Institute of Technology
2012-10-18 TI's latest SoC ready for smart e-meter apps
Texas Instrument's latest Smart meter SoC integrates metrology, application and communication functions in one single chip to simplify designs, increase flexibility and reduce system costs
2004-09-24 TI OSK speeds up ARM-plus-DSP SoC technology adoption
Promising to smooth the way for the adoption of ARM-plus-DSP SoC technology in the portable data terminal market, TI unveiled the OMAP5912 Starter Kit
2005-06-07 Three tout more nimble physical design
Three tool vendors are pitching breakthroughs in IC physical design in advance of next week's Design Automation Conference
2004-12-08 Three firms join Chartered design alliance program
Chartered Semiconductor Mfg has added Dai Nippon Printing Co. Ltd (DNP), IBM Engineering & Technology Services (E&TS) and Socle Technology Corp. into its design service alliances program
2014-11-20 The ways to verify SoC
In this article, we will start with the discussion on what and why of verification and only then consider the how.
2000-02-01 The future of mixed-signal design
I hear two contradictory things regarding mixed-signal IC design. One set of voices says the systems-on-chip (SoC) of the future will be large mixed-signal systems, and the proportion of these being built will double from about 33 percent currently to 66 percent by 2005. The other set of voices says everything will be big digital chips constructed in ever-deeper submicron CMOS, in that the ASICs of the future will use as many 15 million logic gates, but that the analog and mixed-signal circuitry will be left off-chip.
2007-12-11 Test system reduces cost of SoC testing
Advantest has introduced a compact test solution designed to lower the cost of testing SoC devices used in digital consumer products and automotive electronics
2003-06-19 Tensilica IDE eyes SoC hardware, software design
Tensilica has introduced the Xtensa Xplorer, which is claimed as the first IDE for SoC environments
2005-11-17 Tensilica forges design center agreement with Indian firm
Tensilica Inc. has signed an agreement with Bangalore, India-based embedded design service company Tata Elxsi Ltd, Tensilica said
2005-05-25 Taming power inductors for SoC integration
How can we discard power inductors from our designs?
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top