Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > SystemC

SystemC What is an embedded system? Search results

?
?
What is an embedded system?
An embedded system refers to any electronic system that uses a CPU chip, but that is not a general-purpose workstation, desktop or laptop computer. Embedded systems generally use microprocessors, or sometimes custom-designed chips or both. It is used in various applications such as vehicles, machine tools and consumer electronics.
total search233 articles
2003-03-12 Spreadsheet tool generates HDL interfaces
The MatrixHDL tool allows users to enter interface descriptions and automatically generate VHDL or Verilog.
2004-04-22 Sonics, CoWare to speed up complex SoC development
SoC provider Sonics Inc.'s Smart Interconnect IP products and CoWare Inc. have entered into a long-term strategic partnership to speed the development of complex SoCs.
2006-01-11 SMIC adopts Mentor simulation tool
Semiconductor Mfg Int. Corp. has adopted Mentor Graphics' Eldo simulation tool as an internal SPICE simulator for analog circuits.
2011-06-08 Simulation tool offers Xilinx FPGA verification
MathWorks announced the availability of its EDA Simulator Link 3.3 with new FPGA-in-the-loop capabilities for Xilinx FPGA development boards to help engineers verify their designs at hardware speeds.
2006-07-19 Simulation models simplify CEVA-based designs
CEVA and CoWare jointly launched models based on CEVA cores that allow designers to quickly perform early architectural exploration and trade-off analysis before committing a CEVA-based design to silicon.
2005-01-17 RTOS operations put in hardware IP
Ingios has created a block of hardware IP that handles task scheduling and intertask communications.
2004-10-08 Rohm design platform based on CoWare ConvergenSC
Rohm developed a platform named Real Platform based on CoWare's ConvergenSC, a System C-based SoC design environment for ESL design.
2008-02-26 Rhines on EDA: End 'endless verification'
Walden Rhines of Mentor Graphics calls for a combination of formal methods, TLM techniques and intelligent testbenches to lower the cost of design verification.
2007-02-08 Reusable IP enhances ESL synthesis
Bluespec's AzureIP library brings reusable IP to an ESL synthesis tool that starts at a much higher level of abstraction and produces RTL code.
2003-10-21 Researcher calls for new HDL approach for SoCs
A new approach to hardware design languages is needed in order to create a better "programmer's view" for SoC designs.
2006-03-24 Renesas adopts ARM ESL design tools
ARM today announced that Renesas Technology is the latest ARM Partner to license the ARM RealView SoC Designer ESL solution.
2015-06-11 Realising true FPGA-based verification
The scale of the latest FPGA technology is making that valuable emulator speed-up possible, but without the capital and operating expense associated with the big-box.
2013-05-28 ProximusDA, ST team up for SoC TLM virtual prototypes
The collaboration combines ProximusDA's expertise in parallel code distribution with ST's deep knowledge of Transaction Level Modelling and advanced distributed-computing architecture.
2007-02-05 Panelists call for front-end design overhaul
Panelists at the DesignCon called for major upgrades to a front-end IC design flow that's increasingly dominated by power concerns.
2004-03-09 Panel debates viability of ESL tools market
As IC designs become larger and more complex, there is a growing need for electronic system level (ESL) design tools.
2008-02-18 Overcome critical SoC architectural challenges
A collaborative effort among IC designers using CoWare's ESL tools and Sonics' SMX smart-interconnect IP designed for this class of SoCs enabled the rapid optimization and verification of the design aspects necessary to meet the critical architectural challenges.
2006-10-16 Open-source tools ease C++ verification
Two engineers published a book on IC verification with C++ and launched a website with free open-source tools that can help IC verification teams.
2002-10-22 Open-source C compiler targets FPGAs
Seeking to eliminate the need for detailed hardware expertise for FPGA design, a research group at the Los Alamos National Laboratory developed an open-source C compiler for reconfigurable logic.
2005-04-15 Oki Electric uses Forte Cynthesizer to design SoCs
Oki Electric Ind. Co. Ltd has selected Forte Design Systems' Cynthesizer behavioral synthesis product for use in designing its next-generation SoCs.
2006-09-26 Oki Electric ships samples of 'smallest' MP3 decoder LSI
Oki Electric announced it is shipping samples of its MP3 playback device that integrates an MP3 decoder and speaker amplifier in a single W-CSP chip, achieving the world's smallest package of 3.6-by-4.2mm.
2005-06-06 New power optimization tool includes leakage power estimation
Claiming an industry first, ChipVision Design Systems has introduced an electronic system-level power optimization solution with leakage power estimation capabilities
2011-06-23 NEC targets U.S., European design houses with HLS tool
With CyberWorkBench, NEC hopes to serve U.S. and European design houses requiring high-level chip synthesis tools that address both data and control paths of their designs.
2004-03-25 MIT technology fuels startup's synthesis tool
EDA startup Bluespec Inc. this week will announce an exclusive license from the Massachusetts Institute of Technology (MIT) for synthesis technology based on term rewriting systems (TRS).
2004-11-02 Mentor VStationTBX accelerates ATI processor verification
Mentor Graphics Corp. disclosed that ATI Technologies Inc. has adopted its latest VStationTBX product, a verification accelerator based upon Mentor's behavioral testbench compilation and transaction-based verification technologies.
2013-10-11 Mentor verification solutions target HDMI 2.0 products
Using the Mentor verification solutions, designers can test the HDMI 2.0 devices, and develop and stress-test their software and hardware with billions of verification cycles before silicon is available.
2004-10-11 Mentor unveils new ModelSim version
Mentor Graphics announced key extensions to its Scalable Verification solution with a new version of its ModelSim simulator.
2008-01-24 Mentor launches third-gen TestBench Xpress
Mentor says its newly released third-generation TestBench Xpress is "the industry's only commercially proven RTL-accurate virtual emulation capability that eliminates the traditional barriers of adopting hardware in-circuit emulation for system-level integration."
2006-07-14 Mentor integrates fast-SPICE with simulation platform
Mentor Graphics announced the integration of the fast-SPICE simulation technology with its mixed-signal simulation platform, ADVance MS.
2005-05-05 Mentor Graphics extends Catapult C synthesis product
Mentor Graphics Corp. announced extensions to its Catapult C synthesis algorithmic synthesis tool, an electronic system level (ESL) design tool.
2004-11-26 Mentor Graphics delivers analog-mixed simulator to NEC
Mentor Graphics Corp. announced that NEC Electronics has adopted its analog mixed-signal simulator, ADVance MS tool, which has enabled a high degree of efficiency during the verification of their products.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top