Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > SystemC

SystemC What is an embedded system? Search results

What is an embedded system?
An embedded system refers to any electronic system that uses a CPU chip, but that is not a general-purpose workstation, desktop or laptop computer. Embedded systems generally use microprocessors, or sometimes custom-designed chips or both. It is used in various applications such as vehicles, machine tools and consumer electronics.
total search233 articles
2003-01-03 EDA vendors brace for 90nm challenge in 2003
The ramp-up to 90nm chips will give the electronic design automation industry a strong focus in 2003, according to EDA industry executives and observers.
2006-09-05 EDA tool offers OpenCores IP
MataiTech LLC has packaged OpenCores intellectual property (IP) with its fourth-generation EDA tool, Nauet 1.5.
2005-01-21 EDA startup preps sequential equivalency checker
Promising to ensure that high-level models match their RTL implementations, startup Calypto Design Systems announced its mission and its plans to field a sequential equivalency checker.
2004-01-05 EDA startup offers graphical Verilog tool
Aiming to simplify HDL code development and documentation, Orion Consulting Inc. has rolled out Visual RTL.
2002-08-13 EDA startup develops new design language
SpiraTech Ltd. thinks it has such unique technology that its CY language will find a compelling niche.
2004-02-04 EDA providers team on verification solutions
EDA providers Denali Software Inc. and CoWare have announced a partnership to address system-level verification of complex chip designs.
2011-02-11 EDA platform enables multicore optimization
Synopsys' Platform Architect with Multicore Optimization Technology enables architecture definition, hardware-software partitioning and performance analysis at the concept phase of the design process.
2005-02-21 EDA 'bigwigs' field provocative questions
EDA executives sparred over a variety of topics at the Design and Verification Conference (DVCon) "Bigwigs Panel" moderated by industry gadfly John Cooley Tuesday (Feb. 15).
2012-12-24 Easing system simulation with hardware models
Hardware models can accelerate integration and system verification tasksif they are available early enough in the design flow.
2007-05-16 Devising a system-level solution for EDA
To create a solution that offers a true enterprise-wide system-level flow, the industry must develop a comprehensive methodology that leverages much of its success in hardware development.
2006-03-29 Device software tools shorten development cycles
CoWare's Virtual Platform product family offers tools that support the creation, distribution and use of virtual hardware platforms for device software development and validation.
2012-04-03 Developing NAND flash controller with high-level synthesis
Read about the application of a commercial HLS tool to a NAND flash controller with an error correction code block.
2014-06-04 Designing for all programmable era: The essentials
Here's a check list of must-haves when considering some key features and best practices that design teams should look to incorporate in order to achieve faster time to market.
2010-12-24 Design methods shift to software, part 2
Designing via block level IP integration with virtual platforms shortens the number of steps between design intent and having working hardware and software.
2009-02-25 Design environment aims to cut dev't time
CoWare Inc. and Rambus Inc. have collaborated on a comprehensive ESL design environment with CoWare Platform Architect for Rambus' XDR memory architecture. CoWare Platform Architect ESL environment was designed to accelerate the design process and enable parallel development of the hardware and software.
2008-03-25 Demistifying software-defined radio platforms
In general, an SDR is a reconfigurable and programmable hardware platform that can potentially tune to any frequency band and receive any modulation. The SDR solution that IMEC envisions has a reconfigurable front-end combined with a (re)programmable baseband platform. It targets 802.11n, 802.16e and 3GPP-LTE.
2002-04-30 Deep-submicron flows need an overhaul, designers say
Design flows for deep-submicron ICs need an overhaul, attendees of last week's Electronic Design Processes (EDP-2002) workshop agreed.
2008-07-08 Debugging a shared memory problem in multicore with virtual hardware
Over the past few years, the virtual hardware platform concept has emerged as a key new capability for software developers to improve their ability to debug software applications.
2005-01-17 Cycle-accurate models for SoC testing
The article examines why cycle-accurate models have not been adopted, why they are needed and what the best solution is.
2005-01-05 CoWare forges EDA relationship with India's premier universities
CoWare Inc., a supplier of system-level EDA software and services, has collaborated with two of India's premier universities -- the Indian Institute of Technology (IIT) Delhi and IIT Kharagpur -- to drive R&D efforts for electronic system-level (ESL) design tools and methodologies in the region.
2004-07-16 Consultant creates low-end mixed-signal simulator
uSysIntegral is going into beta testing with XSpiceHDL, which links the XSpice circuit simulator from the Georgia Technical Research Institute to commercial Verilog simulators.
2006-02-01 Carriers lock on to soft radio
With deployments afoot among carriers worldwide, the technology is winding its way from the lab to the street.
2005-02-16 Can a chip guy get Cadence moving?
2013-12-13 Cadence: Europe to abandon digital for mixed-signal chips
An executive from Cadence said that Europe will concentrate its efforts toward biomedical, automotive and mixed signal chip design, and will give up on leading edge digital chip design.
2007-10-16 Cadence, Mentor unify SystemVerilog method
Cadence Design Systems Inc. and Mentor Graphics Corp. have joined forces to promote a common approach to the verification of design files based on SystemVerilog.
2006-09-01 Cadence, Mentor spar in high-speed realm
The EDA rivals find themselves at odds as the quest for a single simulation approach suitable for high-speed designs continues.
2003-03-05 Cadence verification platform has unified methodology
Cadence Design Systems Inc. has launched its Incisive verification platform that supports a unified verification methodology for the embedded software, control, data path, and analog/mixed-signal/RF design domains.
2003-11-14 Cadence reveals plans for SystemVerilog support
Cadence Design Systems has revealed plans to support synthesizable SystemVerilog constructs in the April 2004 release of its products.
2004-10-25 Cadence releases next-gen HW-based verification system
Cadence Design Systems Inc. released its Palladium II system, an integral part of the company's Incisive functional verification platform.
2004-06-18 Cadence promises full SystemVerilog support
As twenty-six EDA vendors presented their plans for SystemVerilog support at the Design Automation Conference last week, Cadence Design Systems was notably missing.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

Back to Top