Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > virtuoso

virtuoso Search results

?
?
total search116 articles
2004-03-05 Virtuoso unifies mixed-signal, analog flows
Cadence Design Systems' Virtuoso Custom Design Platform is now able to handle analog and digital blocks in the same design flow.
2006-09-13 Virtuoso becomes a 'native' OpenAccess application
Cadence is rolling out a new version of its Virtuoso custom design platform this week. The release offers a constraint-driven design flow and is built on top of the OpenAccess database.
2005-06-01 Design and verification with Cadence's Virtuoso AMS Designer
This article explains the different 'use model' requirements for the simulator to accommodate its users, the mixed-signal system architect, the model developer, the analog and digital design engineers and the verification engineer
2006-02-17 Cadence's Virtuoso RET Suite puts 'design back into DFM'
Cadence introduced its Virtuoso Resolution Enhancement Technology Suite, which integrates lithography awareness directly into the Cadence Virtuoso custom design platform.
2005-08-18 Cadence Virtuoso speeds up Cray's supercomputer development
Cadence Design Systems Inc. and supercomputer provider Cray Inc. have completed a project that migrate the full-custom layouts of the memory arrays and cell libraries.
2005-06-13 Cadence Virtuoso NeoCircuit completes Oki IP analog designs
Cadence Design Systems Inc. and Oki Electric Co. Ltd have disclosed that Oki achieved five times faster design turn-around-time for its analog blocks than with its previous design methodology and has completed 30 reusable analog IP designs using Cadence Virtuoso NeoCircuit technology.
2008-07-16 Cadence Virtuoso aids analog, mixed-signal SoC designs
The latest version of Cadence Design Systems Inc.'s Virtuoso custom design platform has been deployed by Matsushita Electric Industrial Co. Ltd for analog and mixed-signal advanced node designs.
2004-11-04 Cadence uses Sandwork analysis tool for Virtuoso platform
Cadence Design Systems Inc. has integrated Sandwork Design Inc.'s WaveView analyzer into its Virtuoso Aptivia specification-driven environment and Virtuoso UltraSim for FastSPICE simulation.
2013-01-30 Cadence unveils Virtuoso Advanced Node for 20nm
Cadence Design Systems has taken the wraps off Virtuoso Advanced Node, which enables the development of complex mixed-signal chips.
2006-12-01 Cadence releases Virtuoso platform upgrade
Cadence Design Systems recently released an upgraded version of its Virtuoso custom design platformthe Virtuoso V6.1.
2006-11-01 Cadence launches enhanced Virtuoso
Cadence Design Systems introduces a new version of its Virtuoso custom design platform. The release offers a constraint-driven design flow and is built on top of the OpenAccess database.
2003-06-09 Ansoft translator interface suits Cadence Virtuoso
Ansoft Corp. has released the AnsoftLinks v2.5 interface that is targeted for the Cadence Virtuoso digital and analog custom IC layout editor.
2003-11-17 Agilent brings full-wave modeling to Virtuoso
Agilent Technologies has introduced an addition to its RF Design Environment that offers full-wave electromagnetic modeling for users of Cadence Design Systems' Virtuoso custom design platform.
2003-06-27 Tower PDKs simplify design environments
Tower Semiconductor Ltd. and Cadence Design Systems have announced the availability of the TSL018 and TSL035 foundry-level Process Design Kits that eliminate the need for users to create their own "views" of the Tower technologies in their design environments.
2002-08-01 Toumaz design flows based on Cadence tools
Toumaz Technology Ltd is developing AMx systems with front-to-back analog design flows based on the tools and methodology services by Cadence Design Systems Inc.
2007-03-16 Stir manufacturing into design effectively
Semiconductor companies looking to maximize yield will need to deploy more effective methods to account for manufacturing effects early in IC development.
2006-02-08 Sirific used Cadence's simulator in designing its RF transceiver
Cadence announced that Sirific has designed its single-chip CMOS RF transceiver for HSDPA/WEDGE using Cadence's Virtuoso UltraSim Full-chip Simulator for FastSPICE simulation.
2011-02-09 Process Design Kit standards elude industry
Disagreements over approaches to PDK standards have indefinitely delayed a solution could enable and speed up new analog and mixed-signal designs in foundries.
2007-05-17 Platforms upgrade custom IC, PCB design
Cadence Design Systems claims to have a "complete" custom IC simulation and verification solution, along with an advanced constraint-driven PCB design flow with announcing the release 6.2 of its Virtuoso MMSIM tool.
2005-07-01 Mixed-signal simulation in design, verification
Find out how the Virtuoso AMS Designer solution simulates mixed-signal chips throughout design and verification
2002-02-16 Mastering full-custom layout design
This technical article assists readers in defining the various flavors of full-custom layout design for them to choose the right type of tool for the right type of job.
2003-12-26 Greek EDA startup offers RF design tool
Helic SA has launched an inductance-modeling tool that the company says will slash development costs for wireless transceiver designs.
2013-12-20 Coventor unveils 64bit MEMS design software
In addition to having the ability to export Verilog-A models, the software is designed to operate in parallel with Matlab and Virtuoso design software from Mathworks and Cadence Design Systems.
2005-02-01 Cadence tool aims to tackle parasitics in RF design flow
The new release from Cadence Design Systems Inc. addresses the leading cause of wireless design failures.
2005-02-08 Cadence teams with China IC maker for SCDMA transceiver
Cadence Design Systems Inc. said Friday (Feb. 4) a Chinese partner has begun sampling a dual-mode RF transceiver designed using Cadence design platforms.
2005-03-10 Cadence teams up with austriamicrosystems on analog designs
Cadence Design Systems Inc. has signed a strategic alliance with austriamicrosystems targeting analog IC design.
2003-09-17 Cadence rolls custom-IC tools into one platform
Cadence Design Systems Inc. has linked several acquired technologies with upgraded legacy tools to create an integrated custom IC design platform.
2005-09-02 Cadence reduces design cycles using SensorDynamics
Cadence Design Systems Inc. announced that SensorDynamics, a supplier of integrated microsensors, deployed the Cadence Virtuoso custom design platform for its latest chip designed for intelligent sensor interfaces.
2004-03-11 Cadence platform accelerates interconnect design
The Allegro system interconnect design platform from Cadence is designed to accelerate high-performance, high-density interconnect design.
2004-09-03 Cadence emphasizes solutions in design tech symposium
As part of a promotional campaign of its portfolio in Southeast Asia, Cadence Design Systems showcased different versions of its electronics design software solutions in a design technology symposium held in Manila, Philippines, in Aug. 24.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top