Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > annotation

annotation What is back-annotation? Search results

?
?
What is back-annotation?
Back annotation is the extraction of specific types of data from a design representation and its transportation back to other representations of the design or library for iterative use in earlier steps of the design flow. For example, the path delays from a nearly finished design layout are often back-annotated for use by simulation tools to achieve accurate post-layout verification.
total search44 articles
2001-05-30 Running ECO forward annotation from the command line
This application note describes the steps to follow to run ECO (Engineering Change Orders) forward from the command line.
2001-05-28 Removing ERC and DRC error indicators
This application note describes how to remove ERC and DRC error indicators from an SCH or PCB drawing after the ERC or DRC report has been generated.
2002-01-25 Image-capture hardware carries PCI graphics card
The IC-2050 InspectaGauge PC/measurement package from Sonora Mfg enables image capture, annotation, measurement and archiving of the video output for many manufacturers' inspection systems.
2002-02-22 Zoran processor powers up to 4.3-megapixel cameras
The company's COACH Vp digital camera processor powers 2.3-megapixel to 4.3-megapixel resolution cameras and captures high-resolution images, as well as capture movie clips with audio at over 25fps.
2010-05-11 Why electronics industry needs 3D shift
According to Silicon Frontline's Dermott Lynch, the electronics industry needs innovation in 3D extraction technology to move past the limitations of existing solutions.
2002-05-24 VIA adopts Avant! Star-SimXT for SoC design verification
VIA Technologies Inc., a developer of PC core logic chipsets, microprocessors, multimedia and communications chips, has selected Avant! Corp.'s Star-SimXT simulator for sign-off verification of its SoC designs.
2003-07-30 Verplex upgrades formal-verification line
On the verge of closing its sale to Cadence, Verplex is releasing an upgrade to its Conformal line of equivalence checkers.
2005-11-04 Vehicle bus analyzer decodes CAN in symbolic format
Oscilloscope maker LeCroy Corp. creates a new testing paradigm with the release of its Vehicle Bus Analyzer.
2006-12-12 UMC, Integrand expand collaboration to 90nm, 0.13?m RFCMOS
Integrand Software and UMC announced that their ongoing collaboration has resulted in enhanced capabilities for RF/mixed mode IC designers designing into 90nm and 0.13?m nodes.
2006-07-26 TSMC adds support for Blaze DFM optimization software
Taiwan Semiconductor Manufacturing Co. Ltd is adding support for Blaze MO optimization software from Blaze DFM Inc. with both companies supplying evaluation kits.
2002-12-02 Tool eases waveform analysis
Antrim Design Systems Inc. lauched RAD tool version 2002.3; the tool can provide analysis platform on high-frequency phenomena.
2012-09-21 The golden age of simulation-driven design
Find out what it takes to design for reliability nowadays.
2005-10-17 Standard boosts automotive Bluetooth streaming
Generic Media Control Profile offers device-neutral user experience with automotive multimedia.
2004-05-14 Silicon modeling in the nanometer era
With 90nm in production and 65nm on the horizon, designs face increasing challenges: finer line widths, longer interconnect, more routing layers and more analog content.
2004-03-25 Sharp unit to license IP from U.S. labs
Artificial-intelligence technology that could change the way busy sports fans get their fix was among the licensable intellectual property unveiled on Tuesday (March 23, 2004) by the newly formed Sharp Technology Ventures.
2013-01-25 Reduce power estimation time from weeks to hours
Find out how to automatically generate a chip design's gate-level waveform from the RTL design environment without having to bring up the gate-level environment.
2011-07-12 Reading software enables active reading
Georgia Institute of Technology researchers have developed a software that allows readers' finger motions to manipulate and organize content in documents.
2007-11-28 PCB/FPGA design goes 3D with Altium tool
The Altium Designer 6.8 with new 3D PCB visualization capability allows designers to see at any time exactly how the manufactured board will look.
2004-09-17 Parasitic extraction solution with new resistance, capacitance engines
Mentor disclosed that it has enabled the industry's most accurate simulation of nanometer technology.
2013-02-19 Paper tackles 3D IC temperature solutions
The methodology flow presented in the paper will demonstrate the link between the 3-D IC package thermal simulations with the system thermal simulation.
2002-10-22 Open-source C compiler targets FPGAs
Seeking to eliminate the need for detailed hardware expertise for FPGA design, a research group at the Los Alamos National Laboratory developed an open-source C compiler for reconfigurable logic.
2007-12-07 Notetaking tool for blind students levels the classroom
A notetaking tool dubbed the 'Smartpen' is being developed to help blind students attend college engineering classes on an equal basis as sighted students.
2004-03-04 Nassda simulator gets analysis tools
Nassda Corp. has announced a complete nanometer analysis platform with the release of HSIM v5.0.
2002-12-11 Nassda aims Critic timing technology at ASICs
Extending its fast circuit-simulation technology into digital design, Nassda Corp. has claimed a breakthrough with a transistor-level, full-chip, dynamic timing analyzer.
2002-10-01 Mentor revamps tool set for analog IC design
Mentor Graphics Corp.enhances its analog IC design tools by incorporating high-level languages, advanced circuit simulators and layout and verification tools to the tool set.
2005-04-04 Mentor CES in PCB design flows
Mentor disclosed that it has released its next-generation constraint editor system into its Expedition Series and Board Station RE PCB design flows.
2012-11-08 Matrox Imaging unveils dev't solutions app
The Matrox Imaging Library boasts real-time H.264 encoding for HD video while the MIL10 claims to update platform support and simplify and accelerate application development.
2007-10-09 Master the I/O planning puzzle
Systemwide I/O planning is an exercise in coordinating device placement with associated pin and net assignments across the chip-package-board system to maximize system quality for the target application. Achieving this goal is a multidomain balancing act of tradeoffs and iterations.
2004-10-19 LeCroy DSOs offer 'new level of performance'
LeCroy disclosed that its new WaveRunner 6000A series of digital oscilloscopes marks a new level of performance for everyday testing scopes.
2000-11-01 Intermediaries take on Web server duties
The current model of the Web gives the Web server the full responsibility and privilege of defining the information that the browser will display.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top