Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > bus master

bus master Search results

?
?
total search242 articles
2003-05-27 Using a UART to implement a 1-Wire Bus Master
This application note describes the required electrical interface, configuration, and timing relationship between Universal Asynchronous Receiver Transmitter (UART) and 1-Wire signals.
2013-03-25 Understand DS1WM synthesisable 1-Wire bus master
Read about the DS1WM, a synthesisable 1-Wire master that can be implemented in an ASIC or FPGA
2006-08-17 Tundra solution targets 32bit PCI bus bridging apps
Tundra said its new Tsi350 is an industry-standard, low-power asynchronous PCI-to-PCI bridge that targets new designs or existing board footprints using standard 32bit 66MHz PCI-to-PCI bridges.
2003-09-19 ST7 S/W implementation of I2C bus master
This application note describes how to implement an I2C communications software interface for devices which have no I2C peripheral
2000-06-02 Software Implementation of I?C Bus Master
This application note describes the software implementation of I?C interface routines for the PIC16CXX family of devices.
2001-03-26 PCI-DP: Programming bus master DMA transfers
This application note explains the Cypress-supplied sample code that demonstrates how to use the Bus Mastering DMA controller built into the PCI-DP CY7C09449 (formerly the Anchor Chips AN3042 CO-MEM Lite) chip
2008-10-07 Using C30 and a timer to interface dsPIC33 DSCs with UNI/O bus-compatible serial EEPROMs
As embedded systems become smaller, a growing need exists to minimize I/O pin usage for communication between devices. Microchip has addressed this need by developing the UNI/O bus, a low-cost, easy-to-implement solution requiring only a single I/O pin for bidirectional communication
2008-12-17 Using C30 and a timer to interface dsPIC33 DSCs and PIC24 MCUs with UNI/O bus-compatible serial EEPROMs
As embedded systems become smaller, a growing need exists to minimize I/O pin usage for communication between devices. Microchip has addressed this need by developing the UNI/O bus, a low-cost, easy-to-implement solution requiring only a single I/O pin for bidirectional communication
2000-06-02 Use of the SSP Module in the I?C Multi-Master Environment
This application note uses the PIC16CXX in a Multi-Master I?C environment. The PIC16CXX acts as both a Master and a Slave on the bus.
2008-11-12 Switches/muxes provide bus lockup detection
Maxim Integrated Products has released the MAX7356/MAX7357/MAX7358, 8-channel, I?C switches/muxes with bus lockup detection, isolation, and notification
2007-08-21 SPI/I?C bus lines control multiple peripherals
This application note compares two common serial, digital interfaces used by most analog ICs: SPI or 3-wire, and I?C or 2-wire.
2007-02-05 Software eases device integration with I?C bus
Mentor Graphics has announced the availability of Nucleus I?C software for developing applications needing access to on-board peripherals connected via the I?C bus
2008-05-23 SH7147: Synchronous serial communication unit master transmission/reception (Writing to/Reading from EEPROM via SPI bus)
This application note Renesas Technology from describes master transmission/reception during four-wire serial transmission using the synchronous serial communication unit module
2008-12-15 Powering a UNI/O bus device through SCIO
This application note describes how a standard halfwave rectifier and capacitor circuit can be added to allow power to be extracted parasitically from the SCIO signal.
2009-07-15 PMC packs four CAN bus interfaces
MEN Micro Inc. is offering the P506 Quad CAN bus interface PMC, operating at 32bit/33MHz, which provides four independent, galvanically-isolated CAN interface channels on a single card
2006-07-17 Plain I?C bus to get speed makeover
Designers at Royal Philips Electronics have upped the speed of the venerable I?C serial bus by 250 percent, thus improving data transfer speeds as well as response to control commands
2013-12-11 Perform non-blocking communication on I2C bus
The algorithm described in this application note enables sending whole I2C packet without waiting of the CPU in loops.
2004-06-21 Minimal remote 1-wire master protocol
This app note suggests a solution that can be easily solved in a simplified manner by inserting a transport layer in the driver software, which operates with a uniform frame buffer format.
2002-11-26 Interfacing the 1-Wire master to an ARM7 processor
This application note demonstrates how to interface the DS1WM to an ARM7 processor and how to communicate to devices in the 1-Wire bus with standard C routines
2008-12-04 Interfacing mid-range PIC MCUs with UNI/O bus-compatible serial EEPROMs
This application note is intended to serve as a reference for interfacing Microchip's mid-range family of PIC MCUs with Microchip's UNI/O bus-compatible 11XXXXX family of serial EEPROM devices, with the aid of a hardware timer
2008-05-01 Interfacing baseline PIC MCUs with UNI/O bus-compatible serial EEPROMs
This application note is part of a series that provide source code to help the user implement the protocol with minimal effort.
2013-04-05 I2C bus interface ready for Philips v 3.0 spec
The DI2CMS provides an interface between a microprocessor or microcontroller and an I2C bus and works as a master or a slave transmitter/receiverdepending on a working mode, determined by the MCU.
2011-02-17 I2C bus interface 3 reception in single-master mode
Here's an example of reading data from EEPROM using the SH7262/SH7264 microcomputers I2C bus interface 3 reception in single-master mode.
2002-07-05 I-Bus/Phoenix SBC integrates Sun Ultra SPARC IIe processor
I-Bus/Phoenix has announced the availability of the IBC 2400 CompactPCI 6U form factor SBC that integrates Sun Microsystems' Ultra SPARC IIe-based 64-bit processor operating at 500MHz
2002-03-07 CoWare adds bus synthesis to N2C system
CoWare has enhanced its N2C design system with what it calls second-generation Interface Synthesis capabilities, which enable automatic synthesis of the bus interconnect matrixes and crossbar switches at the heart of multilayer buses in current SoC designs
1999-11-15 AVR 300: Software I?C Master Interface
The need for a simple and cost effective inter-IC bus for use in consumer, telecommunications, and industrial electronics led to the development of the I?C bus. Today, this bus is implemented in a large number of peripherals and microcontrollers. This note deals with the AVR 300 and its applications to the I?C bus as a master interface.
2002-11-13 Using the ispGDX in a MPC8260 60x bus environment
This application note is intended to show how ispGDX can be used to interface the MPC8260 with an external master and a number of slaves
2003-04-04 AVR 300: Software TWI Master Interface
This application note discusses/describes the functions and features of the TWI bus and how to implement it into AVR microcontrollers
2010-09-24 Microcontroller delivers 'highest performance' for ARM Cortex-M3
NXP debuts new ARM Cortex-M3 microcontroller
2014-05-27 Utilising four-wire interface I2C on KE06
Know the procedure to use the four-wire I2C interface on KE06 of Kinetis E family. The sample code provided in this application note is tested on KE06 through I2C master/slave communication
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top