Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > cadence design systems

cadence design systems Search results

?
?
total search955 articles
2006-04-19 Cadence, SMIC co-develop AMS reference flow
Cadence and SMIC jointly developed an analog mixed-signal reference flow to address the needs of designers developing ICs for the consumer, networking and wireless markets
2006-11-06 Cadence, Si2 team up for unified low-power standard
Cadence and Silicon Integration Initiative partnered to enable a common industry standard for low-power design, implementation and verificationthe Common Power Format
2004-07-20 Cadence, Rambus team for serial link solutions
Cadence Design Systems Inc. and Rambus Inc. have formed multifaceted agreements to offer comprehensive solutions for the serial link interface market.
2006-05-03 Cadence, PDF Solutions to collaborate on IC DFM products
Cadence Design Systems Inc. and PDF Solutions Inc. announced their intent to collaborate on Design-for-Manufacturability technology and products to improve IC manufacturability.
2006-05-23 Cadence, others form power initiative
Cadence has announced the formation of the Power Forward Initiative, which aims to address obstacles to lower-power IC design that face the electronics industry
2007-10-16 Cadence, Mentor unify SystemVerilog method
Cadence Design Systems Inc. and Mentor Graphics Corp. have joined forces to promote a common approach to the verification of design files based on SystemVerilog.
2007-08-22 Cadence, Mentor team on SystemVerilog methodology
Cadence Design Systems Inc. and Mentor Graphics Corp. have partnered to standardize on a verification methodology based on the IEEE Std. 1800-2005 SystemVerilog standard.
2006-09-01 Cadence, Mentor spar in high-speed realm
The EDA rivals find themselves at odds as the quest for a single simulation approach suitable for high-speed designs continues.
2008-01-11 Cadence, Mentor launch Open Verification Methodology
A result of their joint efforts to unify the SystemVerilog method, Cadence Design Systems Inc. and Mentor Graphics Corp. ahs launched the Open Verification Methodology (OVM).
2008-02-19 Cadence, Mentor enhance OVM source-code library
Cadence Design Systems and Mentor Graphics have announced an enhanced release of the source-code library and user documentation for the Open Verification Methodology (OVM), claimed to be the industry's first open, interoperable SystemVerilog verification methodology.
2004-10-22 Cadence, Magma establish timing model standard
Magma Design Automation Inc. has disclosed that its IC implementation system supports the effective current source model (ECSM) from Cadence Design Systems Inc.
2015-10-09 Cadence, Imec announce 5nm test chip tapeout
Imec and Cadence optimised design rules, libraries and place-and-route technology to obtain optimal power, performance and area (PPA) scaling via Cadence Innovus Implementation System
2002-10-03 Cadence, IBM partner to ease IC design process
Cadence Design Systems Inc. and IBM have announced a series of agreements intended to simplify the chip design process for their customers, and at the same time help both companies tap on the latest in chip technologies.
2010-05-31 Cadence, IBM co-develop 32nm SOI IP
Cadence Design Systems Inc. and IBM have entered a joint development agreement to create high-performance integration-optimized IP under 32nm silicon-on-insulator (SOI).
2009-09-03 Cadence, GlobalFoundries sign multiyear pact
Cadence and GlobalFoundries have entered into a multiyear software and services agreement
2014-12-19 Cadence, Globalfoundries out ARM Cortex-A17 quad-core silicon
The companies unveiled what they claim as the first SoC enabled solution using Globalfoundries' 28nm-SLP process with HKMG technology and Cadence digital implementation and signoff flow
2005-05-11 Cadence, Faraday Technology to collaborate on library views
Faraday Technology Corp. has joined Cadence Design Systems Inc.'s OpenChoice intellectual property (IP) program.
2003-09-29 Cadence, dSPACE partner on automotive design flow
Cadence Design Systems Inc. has collaborated with dSPACE, a supplier of tools for developing and testing new mechatronic control systems.
2010-05-17 Cadence, Denali ink merger deal
Cadence Design Systems Inc. and Denali Software Inc. have entered into a definitive merger agreement, under which Cadence will acquire Denali for $315 million in cash.
2002-08-23 Cadence, Datang to create mobile comm solutions
Cadence Design Systems Inc. and Datang Mobile Communications Equipment Co. Ltd have collaborated to develop solutions for 3G developers to accelerate time to market for mobile communications products.
2004-06-03 Cadence, CoWare partner on ESL-to-RTL verification
Last September's partnership between CoWare Inc. and Cadence Design Systems Inc. has yielded its first fruits, as the companies are introducing a new co-developed flow they claim will allow users of CoWare's ConvergenSC SystemC-based prototyping system to "seamlessly" transfer models built in SystemC and Verilog to Cadence's Incisive verification platform.
2003-11-28 Cadence, China's MOE to build IC design program
Cadence Design Systems Inc. has signed a memorandum of understanding with China's Ministry of Education (MOE) to develop an IC design training program.
2003-09-24 Cadence, Chartered partner on 90nm design solutions
The two companies have collaborated to provide a streamlined path from design to volume production for Chartered NanoAccess 90nm manufacturing technologies
2006-03-06 Cadence, CEVA collaborate to deliver verification process automation
Cadence Design Systems, Inc. announced that it will collaborate with CEVA Inc. to deliver a more comprehensive verification process solution for CEVA end customers.
2004-10-11 Cadence, Artisan to optimize low-power chip design
Cadence Design Systems Inc. and Artisan Components have collaborated to provide library views that enable designers to effectively optimize low-power chip designs.
2016-03-08 Cadence, Arrow team up to streamline design process
The collaboration allows engineers using the Cadence OrCAD suite of PCB design tools to access Arrow's comprehensive online component and reference design data available through SiliconExpert
2004-11-03 Cadence, ARM tackle signal integrity issues with SI views
Cadence Design Systems Inc. and ARM announced the availability of signal integrity (SI) views from ARM for foundry program partners.
2003-09-19 Cadence, ARM release 'reference flow
Cadence Design Systems and ARM have announced the ARM-Cadence Reference Methodology, which is described as a "shrink-wrapped reference flow."
2006-07-26 Cadence, ARM introduce first automated design for ARM Cortex-A8
Cadence Design Systems Inc. and ARM the joint development of the first automated RTL design and implementation flow for the ARM Cortex-A8 processor.
2009-10-23 Cadence, ARM co-develop next-gen SoC design flow
Cadence and ARM will combine their technologies to create a next-generation SoC design flow
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top