Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > data i/o

data i/o Search results

?
?
total search1766 articles
2005-05-30 SST discloses flash memory support for Intel chipsets
Silicon Storage Technology Inc. (SST) announced a serial flash memory support of Intel Corp.'s latest Intel 82573E LAN chipset featuring Intel Active Management Technology (Intel AMT), and Intel 945 Express chipset family with Intel 82801GB and 82801GR I/O Controller Hub
2003-08-01 Specification targets clock distribution
Multipoint low-voltage differential signaling technology will fill this need to support clock distribution for future infrastructure equipment.
2003-06-19 Sony, SanDisk move closer on Memory Stick
Sony Corp. and SanDisk Corp. announced an expanded cross licensing agreement that will make SanDisk the first full partner in Sony's Memory Stick business.
2005-07-01 Software unsnarls embedded connections
Network links and other smart interfaces are changing the face of embedded systems design.
2006-03-07 Slim connector provides dual capability
Designed for panel applications, the Slim I/O cable connector from Tyco Electronics provides power and/or signal I/O capability for short and long-reach cable
2007-01-16 SiCortex tips x86 ASIC for HPC clusters
Startup SiCortex settled on a custom system chip that integrates six MIPS Technologies 64-bit 5Kf cores running at up to 500MHz as well as a proprietary fabric switch architecture, two DDR memory controllers, a PCIe controller and 1.2MBytes of Level 2 cache.
2004-04-19 Service routers get chassis, QoS spin
Alcatel aims to reduce the size and expand the functionality of carrier networks with additions to its service edge routing product family.
2002-02-19 ServerWorks' core logic doubles memory of Pentium servers
Developed with IBM Research, the ServerWorks MXT SystemI/O core logic doubles the effective memory capacity of Intel Pentium III-based servers and halves the number of DIMMs required for system operation.
2005-11-28 Serial board is RoHS-compliant
Sealevel Systems announced that it has developed the industry's first RoHS-compliant multi-interface PCI serial I/O card. The product is the first in a series of forthcoming RoHS-compliant product rollouts from Sealevel
2012-05-04 Selecting the right USB version for your app
Know the varieties of the ubiquitous USB interface so you can make the appropriate choice for your situation.
2008-02-06 SAS RAID controllers fit midrange servers
Promise Technology has released its latest generation of SuperTrak EX and FastTrak TX host-based SAS RAID controllers.
2001-03-01 Samsung calls on NAND Flash for handsets
Samsung Electronics said it has started offering NAND Flash memory, used mostly as data storage memory in Flash cards, as an alternative to NOR Flash devices in multichip packages aimed at cellphone makers
2008-10-03 Rouse future digital input designs
Modern digital input module designs require high-channel count, small form factor, low-power consumption and high data rates. Conventional designs using discrete resistor-diode networks are unable to match requirements due to high-power use and extensive component count. Instead, new innovative circuit designs such as digital input serializers exceed requirements and thus, lay the groundwork for future digital input designs
2003-04-16 Robust designs cut vendor hype
Economic conditions combined with higher component and board integration needs are the factors that drive vendors to push for Express.
2013-10-09 Roboteq debuts expansion card for Raspberry PI
The RIO, for Raspberry I/O, stacks on top of the Raspberry to create a powerful embedded control and navigation computer in a small footprint of just 65x85x20mm
2000-12-01 Ringed bus technology puts twist on switching networks
Switch fabric is a fast, concurrent and transparent mechanism for transferring data from multiple sources to multiple destinations within a network via high-speed point-to-point links
2008-10-01 Reap the rewards of package-aware design
Chip designers must consider package routability, power delivery and I/O behavior during the initial I/O planning process. To do so, they should combine package-aware I/O planning with automated floor-plan synthesis, which can be very cost-effective for the chip floor plan and the package layout
2014-07-02 Quick start guide for MPC57xxM GTM
This application note explains how to configure the microcontroller to use the generic timer module (GTM). It also tackles how to enable and initialise the GTM.
2007-08-16 Programmable low-pass filters suit high-dynamic-range apps
Skyworks Solutions Inc. has launched a line of monolithic, digitally programmable low-pass filters in single- and dual-band versions.
2008-07-22 Programmable automation controller has four serial COM ports
Adlink Technology Inc. announced the DPAC-1000, its latest Distributed Programmable Automation Controller designed specifically for remote DAQ systems with standard serial communication ports.
2011-10-11 Price challenges hinder TSV adoption
In order for chip stacks using high density through-silicon vias (TSVs) to be used in high volume devices, major price adjustments should be done.
2003-12-16 PLLs, DLLs becoming reusable IP
PLLs and DLLs are becoming increasingly important in the SoC design and are gradually turning into IP that can actually be reused by ordinary mortals.
2003-07-16 Photonics: A gamble that will pay
The introduction of transparent photonic switching into communications networks is sure to provide savings in several areas. Photonic switching is likely to supplement current deployment initiatives for STS-1 grooming resources.
2003-06-05 Phoenix Contact named exclusive distributor for Omnex products
Phoenix Contact and Omnex Control Systems Inc. have entered an exclusive distribution agreement.
2005-01-17 Philips Semi pushes ARM outside MCU envelope
Two trends are converging on the 32bit MCU segment, accelerating CPU power growth, memory size and I/O sophistication
2006-01-18 Pentek unveils new RTS system
Pentek unveiled the latest member of its RTS 2500 development platform systems for real-time wideband data acquisition, signal processing and recording
2006-06-13 PCIe gets a version 2.0
The 2.5Gbps PCI Express interconnect is slowly shifting gears into a 2.0 version expected by the end of the year to double data rates
2004-09-30 PCI Express requires ATE strategy
As PCI Express becomes mainstream, IDMs and fabless companies require a new breed of production test strategies.
1999-11-01 Overcoming interface bottlenecks with VIM
System infrastructure has severely lagged behind silicon wizardry resulting in interconnect bottlenecks, and eventually, undermined device performance. To the rescue comes the VIM (Velocity Interface Mezzanine) architecture, a high-performance mezzanine bus delivering high-speed data transfers suitable for a variety of processors and board formats
2004-11-01 Options emerge for 10Gbps chip-to-chip interfaces
When selecting a chip-to-chip interface, consider factors such as size, power, latency and the number of required package signal balls.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top