Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > design tool

design tool Search results

?
?
total search3093 articles
2008-04-21 XtremeDSP ver10.1 improves DSP, ESL design
Xilinx has made available versions 10.1 of the System Generator for DSP tool and the AccelDSP synthesis tool, the development environment delivered by the Xilinx XtremeDSP solution
2006-08-24 Xilinx unveils new version of embedded design tool suite
Xilinx recently announced the immediate availability of version 8.2i of the Xilinx Platform Studio tool suite for embedded processing design.
2006-11-06 Xilinx unveils new design solution for Virtex-5 LXT
Xilinx announced the availability of a complete logic design solution including an update to its ISE design tools for their newest Virtex-5 LXT Platform FPGAs
2006-07-26 Xilinx unveils free ISE WebPACK 8.2i design suite
Xilinx has announced the immediate availability of the ISE WebPACK 8.2ithe latest version of the company's free downloadable programmable logic design suite
2006-01-12 Xilinx tool supports embedded, DSP, real-time debug design flows
Xilinx announced the availability of the ISE WebPACK 8.1i programmable logic design tool, which includes all the features of ISE Foundation with full support for embedded, DSP and real-time debug design flows.
2007-08-17 Xilinx tool eases FPGA to PCB interface
PlanAhead 9.2 from Xilinx eases managing the interface between the designer's target FPGA and the PCB with the ability to import and export I/O port information through VHDL or Verilog headers.
2004-03-08 Xilinx rolls out latest FPGA design tool version
Xilinx has release the latest version of its real-time debug and verification software for FPGA design
2003-04-02 Xilinx releases new version of PLD design tool
Xilinx Inc. has announced the latest version of the company's ISE WebPACK software tool that aims to reduce design costs and increase productivity.
2002-08-28 Xilinx overhauls FPGA software design package
A major upgrade of Xilinx Inc.'s Integrated Software Environment FPGA design tool package features new system-level design capabilities, improved performance, and new utilities to simplify FPGA design.
2005-05-09 Xilinx introduces new design tools for its DSPs
Xilinx introduced new design tools aimed at easing the implementation of high sample rate or multi-channel signal processing designs onto Xilinx DSP devices
2003-03-21 Xilinx DSP tool reduces simulation times
The company has released the System Generator for DSP tool v3.1, which features hardware-in-the-loop and HDL co-simulation capabilities
2002-08-27 Xilinx design tool integrates IBM bus analyzer
Xilinx Inc. will begin shipment next month of the ChipScore Pro v5.1i logic debug and verification tool that features IBM's CoreConnect integrated bus analyzer cores, core insertion tools, and an analyzer interface
2005-12-19 Xilinx beefs up ISE design tool suite
Xilinx announced the 8.1i release of its ISE design tool suite, which features the new ISE Fmax technology with enhanced physical synthesis capabilities.
2005-02-18 Web downloadable design tool suite supports new LatticeEC FPGAs
Lattice announced the immediate availability of v4.2 of its web-downloadable ispLEVER-Starter programmable logic design tool suite.
2013-03-22 Visual design tool eases GUI dev't on Windows, Linux, Mac
Microchip's Graphics Display Designer X claims to provide a quick and easy way of creating graphical user interface screens for applications using the company's 16bit or 32bit PIC MCUs.
2007-10-25 Virage Logic advances 65nm design
Virage Logic is expanding its 65nm IP products, with an eye towards tackling today's complex IC design challenges
2008-03-20 Using the Mindi power management simulator tool
This application note describes how to use the power management circuit design and analysis portion of the Mindi design tool, and serves as a tutorial for simulating a power management application circuit.
2001-03-22 Using hierarchy in VHDL design
This application note describes VHDL's features, which are specifically designed to make hierarchical design both simple and powerful, and presents a simple example of how these features might be used
2010-08-18 Upgraded design suite provides Verilog visualization
Lattice Semiconductor releases Version 1.4 of its ispLEVER Classic design tool suite, which now includes Synopsys Synplify Pro with the HDL Analyst feature set and an ispMACH 4000ZE CPLD fitter.
2005-11-16 Upgrade enhances and expands timing diagram tool
null
2007-09-21 UMC taps Synopsys memory IP design tool
UMC has selected Synopsys Inc.'s memory IP development automation environment for its advanced design processes
2010-09-15 Touch design suite speeds up time to market
Atmel's QTouch Studio 4.3 simplifies design of touch systems and adds useful validation tools
2006-08-01 Tool startups bet on autonomy
Two analog/mixed-signal design automation startups recently stepped into public view, chasing a goal that has eluded most of their predecessors: building a viable, independent company that doesn't fold or end up being acquired
2007-06-20 Tool provides complete design for bright LEDs
Cypress Semiconductor Corp. introduces a complete design solution for high-brightness (HB) LED intelligent lighting systems that offers high ease-of-use and performance
2011-03-30 Titan mixed-signal design platform picked by iWatt
Magma Design Automation announces that iWatt designers used the Titan platform to set up and route a design in two days, an effort that would have taken more than two weeks to do manually
2006-01-24 TI introduces tool for evaluating C55x DSP devices
Texas Instruments announced the availability of the TMS320C55x Power Optimization DSP Starter Kit (DSK) for evaluating C55x DSP devices.
2009-02-10 Target enrichment tool eases DNA sequencing
Agilent Technologies Inc. has introduced the Agilent SureSelect Target Enrichment System for streamlining DNA-sequencing research by enabling scientists to sequence only genomic areas of interest with next-generation sequencing instrumentation.
2004-01-14 Tanner adds design tool
Providing a low-cost alternative for IC DRC, Tanner EDA has introduced HiPer Verify, the first product in the company's new HiPer line of layout and verification products.
2004-02-27 System design tool offers production release
Mirabilis Design has introduced the first commercial version of VisualSim, its system-level performance-modeling software
2006-12-13 Synthesis tool meets complex CMP design rules
The new synthesis tool from Blaze DFM Inc. inserts dummy fill patterns into a design layout and is said to optimally meet complex CMP design rules without requiring complicated scripts.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top