Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > design tool

design tool Search results

?
?
total search3093 articles
2013-07-22 Virtual design, verification for e-Mobility
Learn how to address many of the emerging engineering challenges that carmakers now face.
2002-01-10 Virage enhances Embed-It memory design platform
Memory library vendor Virage Logic Corp. has enhanced its Embed-It memory design platform with new user-productivity and ease-of-use features
2005-06-13 VIA integrates Sandwork debugging tools into IC design flow
The analog and mixed-signal debugging tools from Sandwork Design Inc. have been incorporated into the IC design flow of Taiwan-based VIA Technologies Inc
2003-04-23 Verplex tool now checks datapaths
Verplex Systems Inc. has released an add-on to its Conformal Logic Equivalence Checker that allows the tool to verify complex data path circuitry
2003-06-02 Verplex tool now checks data paths
Verplex Systems Inc. released an add-on to its Conformal Logic Equivalence Checker that allows the tool to flatten data path structures without requiring designers to identify boundaries and architectures
2003-07-29 Verisity ties testbench tool to Aptix accelerator
Verisity Ltd and Aptix said that Aptix will integrate its System Explorer hardware accelerator with Verisity's eCelerator testbench offering.
2002-02-01 Verification tool speeds complex IC out the door weeks ahead of schedule
This technical article discusses speeding up design and verification of complex ICs without sacrificing quality to beat competition
2009-01-21 Verification tool provides step-by-step approach
OneSpin Solutions has amended its software and packaged it in a way that supports a step-by-step approach for beginners.
2002-03-11 Verification tool enables rapid ASIC prototyping
Designed for creating ASIC and SoC prototypes using off-the-shelf FPGAs, the SpeedGate Direct System Verification environment addresses all hardware prototype creation and verification challenges.
2012-04-20 Verification platform geared for SoC, FPGA design
Mentor Graphics' Questa 10.1 release claims to increase productivity with regard to verification and boasts enhanced support of the Universal Verification Methodology.
2011-02-07 Verification design flow connects third-party PCB tools
AWR has released an ODB++ PCB layout verification design flow for connecting third-party tools with its software solutions
2006-02-01 Vendor sees ESL design taking hold
Adoption of ESL design methodology in North America has accelerated in recent months. Japan remains strongest in ESL because designers in Japan had a head start, showing interest in ESL the earliest
2006-11-16 Valor eases design with collaborative tool
vShare will provide a centralized, scalable platform with secure access to DFM-related design information, including design reviews, design changes and manufacturing sign-off
2001-07-16 Validate EMC design rules with 3D simulation
This article provides an overview of EMC- and 3D-analysis tool capabilities that can enhance an your design's performance.
2005-02-08 V6 automation tools speed SoC, embedded system design
Tensilica announced its V6 suite of automation tools, which significantly speed the design of major blocks in SoC design
2005-02-15 Users laud C design in DAC 'trip report
Engineers are warming to C language design tools, according to reviews in the Design Automation Conference (DAC) &quote;trip report&quote; released Friday (Feb. 11) by industry gadfly John Cooley
2004-03-15 User lauds unreleased Design Compiler version
A special pre-release version of Synopsys' Design Compiler synthesis tool is demonstrating huge improvements in runtime and memory capacity, according to an engineer who reviewed the tool for the E-Mail Synopsys Users Group.
2007-09-26 USB stick tool eases wireless MCU development
Texas Instruments Inc. has announced a new tool for designing embedded systems that combines ultralow-power MSP430 MCU with wireless communications
2005-07-04 Upgrade unveiled for model-based comm design software
Communications Blockset 3 is the latest version of The Mathworks Inc.'s software for designing and simulating the physical layer of wireless and wireline communications systems and components.
2004-12-03 Updated Altium PCB design system include new technologies
A new PCB design system for layout professionals was recently released by Altium Ltd
2015-03-26 Understanding design compilation in hardware emulators
Design capacity in hardware emulators, also the compilation flow, is heavily dependent on the type of technology utilised in the verification engine
2004-08-31 UMC uses Mentor Graphics FastScan ATPG tool
The FastScan, an automatic test pattern generation tool, from Mentor Graphics Corp. has been selected for UMC's 130- and 90nm digital reference flow
2003-12-18 UMC says design methodology reduces simulation time
By providing detailed, foundry-specific modeling for RF components, United Microelectronics Corp. claims it can reduce electromagnetic simulation time from a matter of hours to minutes. The company's new Electromagnetic Design Methodology (EMDM) is aimed at customers designing RF CMOS ICs
2005-02-04 UMC adopts Magma extractor tool on 0.13?m process
United Microelectronics Corp. (UMC) has validated Magma Design Automation Inc.'s QuickCap NX extractor tool on its 0.13?m process.
2005-07-21 U.S. still dominates in electronic design, according to iSuppli
The U.S. remains the leader in worldwide electronic system design, but China is rising fast, according to data from iSuppli Corp.'s new Design Influence Tool (DIT).
2004-01-23 Tyco tool features 5,000lb crimp force
Based on Tyco Electronics' Model G Terminator, the AMP-3K/40 and AMP-5K/40 products are designed for customers that require the increased output and quality of a semiautomatic machine at a competitive price.
2005-05-10 Two new design tools from Xilinx
Xilinx announced the immediate availability of its System Generator for DSP v7.1 development software and XtremeDSP Virtex-4 SX35 development kit for digital communication system design
2007-09-04 TSMC: Design issues call for industry partnership
According to Kuo Wu, deputy director of the product and design service at TSMC's marketing division, the company is building a collaborative system in a bid to address the issues of increasing design complexities and costs
2007-12-14 TSMC, Altera, Synopsys collaborate on 45nm extraction tool
Synopsys has announced the qualification and immediate availability of the Synopsys Star-RCXT parasitic extraction tool for TSMC's 45nm process technology
2008-06-12 TSMC targets to unify 32nm design flow
Facing the 32nm challenge, Taiwan Semiconductor Manufacturing Co. Ltd is putting the pedal to the metal with a new design-for-manufacturing scheme
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top