Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > embedded memory test

embedded memory test Search results

?
?
total search502 articles
2002-04-12 TSMC, ATMOS to make embedded memory on 90nm process
Taiwan Semiconductor Mfg Co. and ATMOS Corp. will jointly develop ATMOS SoC-RAM CMOS embedded memory on TSMC's Nexsys 90nm process technology
2006-10-27 Synopsys, Virage Logic team for ref design on embedded memory test
Synopsys Inc. and Virage Logic Corp. announced the initial availability of a test reference design flow for cost-effective testing and repair of embedded memories for SoC designs
2007-05-18 Self-test memory system increases chip yield rate
The REMEDE fully integrated embedded memory system from Faraday is said to increase overall chip yield, reduce chip cost and enhance manufacturing test quality.
2003-04-03 Memory BIST tool runs at full speed
Comit Systems Inc.'s Fiesta CMBT Memory BIST product provides full-speed and fault-accumulative testing
2012-08-09 Improve SoC yields with diagnostic and repair tools for embedded memory
Learn about embedded memory test solutions, including fault detection in very deep submicron technologies, repair at the manufacturing level, as well as diagnosis for process improvement and field repair capabilities.
2008-12-11 Embedded memory solution combines technologies
LogicVision Inc. and Dolphin Technology Inc. announced that Dolphin Technology is offering an integrated high-performance and high-yield embedded memory solution that combines technologies from both companies
2004-04-22 Agere uses Virage Logic STAR memory system
Agere Systems has utilized Virage Logic Corp.'s Self-Test and Repair (STAR) Memory System to implement an embedded memory test and repair architecture for its 2G multiservice traffic management network processor, the APP550.
2002-04-29 Virtual Silicon selects IMS test systems for embedded memories
Virtual Silicon Technology has selected Integrated Measurement Systems' (IMS) Orion memory engineering validation test system for design verification of its 0.25?m non-volatile embedded memory cores.
2002-07-31 Virage Logic memory platform consumes lesser power
Virage Logic Corp. has introduced its ULP embedded memory platform that utilizes an architecture enabling it to consume four to 26 times less active power than competing products
2002-07-23 Virage delivers embedded memories to Agere
Virage Logic Corp. has expanded its license agreement with Agere Systems to deliver embedded memory technologies for Agere's AGR90 ASIC platform
2013-06-25 Utilising non-volatile memory IP in SoC designs
Integrating anti-fuse NVM on chip for program storage results to increased margin as well as independence from vagaries of supply chain and component availability.
2004-02-02 Traveling at memory speed
The combination of a memory BIST engine with enhanced at-speed application provides the basis for ensuring high-quality testing of SoC designs with embedded memories
2002-11-13 TI turns to FRAM as next gen memory solution
TI has produced a 64Mb FRAM chip within a standard CMOS logic process, validating the technology as a cost-effective alternative to embedded Flash and embedded DRAM in a variety of applications
2006-11-16 Startup promises 'one-stop shop' for memory IP
Startup Novelics calls its menu of embedded memory options sufficient to meet the needs of almost all ASIC designers, eliminating the need to work with multiple suppliers of memory intellectual property
2005-06-29 SOI embedded DRAM company raises $16 million
Innovative Silicon Inc., a developer of an embedded memory based on floating the body voltage for transistors implemented using silicon-on-insulator CMOS processes, said that Austin Ventures has joined with existing investors to lead a $16.0 million Series B round of investment in the company
2003-05-21 SMIC silicon verifies MoSys memory technology
Semiconductor Mfg Int. Corp. has announced that they have silicon verified MoSys Inc.'s 1T-SRAM memory technology on its 0.185m standard logic process
2007-08-20 Novelics unveils high-performance memory compilers
Novelics has launched the Web-based MemQuest memory compiler platform allows SoC designers to explore their entire embedded memory subsystem
2007-01-31 Non-volatile memory suits security, DRM apps
Virage Logic's next-gen embedded non-volatile memory called NOVeA provides a multiprogrammable embedded memory that the company says is key in applications requiring sophisticated security and DRM capabilities
2007-08-30 NEC touts first MCU to pass FlexRay conformance test
NEC Electronics has introduced the V850E/PHO3 MCU, said to be the first MCU to successfully pass the FlexRay Conformance Test in March
2004-10-13 Mentor improves BITS tool for Artisan embedded memories
Mentor Graphics Corp. has enhanced its MBISTArchitect built-in self-test (BIST) tool to provide thorough on-chip testing for embedded memories generated by Artisan Components Inc
2010-11-04 Mentor Graphics, ARM team up for memory test
Mentor's Tessent memory test and repair solution now supports ARM's memory BIST bus and interface that provides external access to all memories contained within the processor core
2008-07-11 Memory tester offers improved efficiency
Magnum II expands performance for both bandwidth and test efficiency. The memory tester provides a 400MHz clock and data rate, with capability up to 800Mbit/s data rate in SuperMux mode, without any loss of resources
2008-08-18 Memory rests hope on floating-body cells
Intel Corp. revisited its research on floating-body cells (FBCs) for advanced cache designs in microprocessors during the 2008 Symposium on VLSI technology in Hawaii.
2003-05-28 LogicVision memory features MoSys BIST
LogicVision Inc. partnered with MoSys Inc. and has fully qualified the combination of the latter's 1T-SRAM family of embedded memories
2010-11-05 IP reduces embedded memory transient errors
Synopsys announced the availability of the DesignWare Self-Test and Repair Error Correcting Codes IP as a part of its DesignWare STAR Memory System product family. This new IP offers a highly automated design implementation and test diagnostic flow which assists SoC designers to rapidly reduce the number of embedded memory transient errors.
2009-09-24 IBM touts fastest 32nm SOI dynamic memory prototype
IBM's 32nm, silicon-on-insulator on-chip dynamic memory prototype tips better speed, reliability, power use
2013-01-28 Fit in large-capacity memory in advanced-node SoCs
Using large-capacity SRAMs can dramatically reduce leakage and deliver higher system performance while keeping mask costs in check.
2014-08-28 Examining Intel's embedded DRAM
With its astronomical manufacturing costs, SRAM's viability is being questioned and the industry is looking for alternatives. This article examines an intriguing option in the form of embedded DRAM
2005-01-17 Embedded test speeds system verification
Reusing embedded test speeds up system verification and provides an additional return on the silicon investment
2003-08-18 Embedded memories multiply in system-on-chips
The latest embedded memories are even bringing the added benefits of low-power operation to handheld systems
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top