Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > flow cell

flow cell Search results

?
?
total search394 articles
2007-08-01 Follow a balanced DFx flow
The best DFx flow available today combines the DFM-aware features in today's synthesis, placement and routing solutions with a post-route (pre-GDS) interconnect optimization step
2007-06-28 TSMC, Cadence team on 65nm wireless design flow
Cadence and TSMC have teamed on nanometer wireless design and produced a new TSMC 65nm RF PDK compatible with the new Cadence Virtuoso custom design platform.
2007-06-07 TSMC channels 'Flow' to deal with 45nm design challenges
Foundry titan Taiwan Semiconductor Manufacturing Co. Ltd (TSMC) claims that its latest design methodology increases yields, lowers risks and improves design margins. Reference Flow 8.0 supports the company's 45nm process technology with advanced standard cell, standard I/O, and SRAM compiler.
2003-06-02 Tool analyzes power dynamically, at cell level
Apache launched its 2nd product designed for power analysis, the RedHawk-SDL.
2002-10-04 TI India develops ASIC cell design methodology
Engineers at Texas Instruments India have developed a new specification method for driving cell design flow, overcoming the current lack of a set process for specification capture in ASIC cell design methodology.
2005-11-23 Synopsys, UMC partner on low power 90nm reference flow
EDA giant Synopsys Inc. and Taiwanese foundry United Microelectronics Corp. (UMC) Monday (Nov. 21) announced the availability of a 90nm reference design flow that is said to be optimized for low-power system-on-chip (SoC) designs
2006-09-07 Synopsys, SMIC team on ref design flow 3.0
Synopsys Inc. and Semiconductor Manufacturing International Corp. announced that they have jointly developed and deployed reference design flow 3.0
2005-06-01 Simulating fluid flow in a graphics chip
Navier-Stokes equations will show how GPUs are well-matched with the demands of fluid simulation.
2002-06-05 RTL-to-GDSII flow shows signs of maturity
The RTL-to-GDSII design flow will take center stage at next week's Design Automation Conference in New Orleans, as several vendors show new technologies intended to solidify an all-in-one flow
2012-11-28 RTL analysis of FPGA using Grey Cell method
Understand the two major issues in the RTL analysis space and the ways to address them.
2013-06-21 RapidIO for cloud radio access, small-cell network
The RapidIO protocol continues to offer superior QoS and scalability with lowest latency in traditional, cloud and small-cell access networks
2001-05-01 Putting automated libraries into the flow
With time-consuming and expensive process, many semiconductor firms have opted to work with independent library vendors. The solution to this problem would be to implement automatically generating cell libraries that can help ease design limitations
2014-12-09 Minimising small cell manufacturing cost
Learn about the major aspects of setting up multi-DUT test systems, and the advantages of the PXI modular platform for implementing such systems.
2005-08-16 Methanol fuel cell achieves record power output
NTT Docomo and Fujitsu have created a prototype direct-methanol fuel cell that operates using a nearly undiluted methanol solution
2004-04-30 Magma, Virage Logic develop design flow
Magma and Virage Logic have announced that their collaboration has produced a design flow that works for both structured-ASIC and standard cell libraries.
2004-04-29 Magma, Virage create design flow for ASIC, cell libraries
Magma Design Automation Inc. and Virage Logic Corp. have jointly produced a design flow that works for both structured-ASIC and standard cell libraries.
2006-09-12 Magma, SMIC partner on 90nm ref flow
Magma Design Automation and SMIC announced the availability of an advanced IC implementation reference flow for SMIC's 90nm low-power process
2001-03-01 Library generators employ optical correction at cell level
This technology article discusses the enhancement of cell-based designs with the evolution of EDA
2008-06-18 IPL Alliance's 'interoperable' ref flow puts pressure on Cadence
The analog EDA market is suddenly generating a buzz, as a number of forces unite to advance the technology and threaten Cadence's stranglehold. Ciranova, Magma, Synopsys and TSMC are among the members of the IPL alliance with tools to compete with Cadence.
2013-07-05 Imec, Solliance uncover solar cell with 9.7% efficiency
The CZTSe is an emerging alternative solar cell absorber in thin-film solar cells that aim to bring the industry close to sustainable alternative for the highest efficiency thin-film solar cells
2012-09-06 Georgia Tech researchers develop hybrid generator-storage cell
The core of the self-charging power cell is a piezoelectric membrane that drives lithium ions from one side of the cell to the other when the membrane is deformed by mechanical stress
2015-08-27 Fuel cell tech delivers week-long power to phones, laptops
Intelligent Energy recently showed iPhone 6 and Macbook Air retrofits with a fuel cell exactly the same size as its current Li-ion battery, but which energises the devices for a week between refuelling
2013-08-20 Flow battery design possible boost for solar, wind energy
MIT researchers have engineered a new rechargeable flow battery that doesn't rely on expensive membranes to generate and store electricity and could possibly lead to cheaper, large-scale energy storage
2010-12-10 EDA tool serves multimillion-cell designs
Magma has introduced the Talus Vortex FX IC implementation tool to utilize distributed computing for place-and-route for large, complex, advanced-node designs.
2007-07-06 Ciranova plans to donate p-cell tech to Si2
Ciranova is planning to donate caching technology for persistent p-cells to the Si2 Open Access Coalition to allow tools from different vendors to read cached p-cells from each other's tools.
2014-02-24 CIGS recycling cuts solar cell production costs
The introduction of oxygen removes the selenium, allowing easy separation of the materials with various acids.
2007-02-08 ChipX intros standard-cell ASIC alternative
Offering a new alternative to standard-cell ASICs, ChipX has introduced a line of so-called Embedded Array products built around structured ASIC libraries
2005-06-10 Cadence's Encounter supporting Virage Logic's IPrima cell library
Cadence Design Systems Inc. and Virage Logic Corp. announced that Cadence's Encounter low-power digital IC design flow now supports power saving features of Virage's IPrima mobile semiconductor intellectual property (IP) platform's low-power standard cell library
2006-04-27 Cadence teams with IBM for Cell Broadband Engine
Cadence Design Systems announced that it has exceeded the goals set for testability and manufacturing diagnostics for the Cell Broadband Engine
2007-02-01 Cadence deploys CPF in low-power design flow
Cadence Design Systems has added the Common Power Format (CPF) to its existing logic design, verification and implementation tools.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top