Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > formal tool

formal tool Search results

?
?
total search183 articles
2002-05-30 Real Intent brings clock checking to formal tool
Real Intent Corp. has added what it terms formal clock intent verification to its Verix assertion-driven formal verification tool.
2006-07-26 Formal verification tool promises finer control
Averant released the next generation of its formal verification tool, offering what the company claims is the industry's first formal tool to give designers fine control over the tool's thoroughness.
2003-06-10 Formal tools won't replace simulation
Formal verification is a valuable adjunct to simulation, but not a replacement for it, according to panelists at the Design Automation Conference
2003-11-03 Formal tool verifies Amba bus protocol
Promising a fast, exhaustive check of interface designs, ARM Ltd and Averant Inc. have announced the SolidAHB static functional verification tool
2003-12-01 Formal tool verifies Amba bus protocol
ARM and Averant have announced the SolidAHB static functional verification tool, an add-on to the company's Solidify property verification tool
2003-11-10 Formal tool adds hierarchical PSL support
Claiming to offer complete verification layer support for Accellera's Property Specification Language (PSL), Swedish EDA vendor Safelogic has announced v1.5 of its Verifier product.
2005-03-21 Formal tool able to verify false paths
Real Intent's new software timing-exception prover promises to save designers from a lengthy manual review cycle.
2010-02-19 Dealing with formal verification constraints
Formal model checkers are indispensable, complementing simulation for block-level verification in an ever-challenging design environment. Constraints make a formal tool tick.
2003-07-30 Verplex upgrades formal-verification line
On the verge of closing its sale to Cadence, Verplex is releasing an upgrade to its Conformal line of equivalence checkers.
2003-04-23 Verplex tool now checks datapaths
Verplex Systems Inc. has released an add-on to its Conformal Logic Equivalence Checker that allows the tool to verify complex data path circuitry
2003-06-02 Verplex tool now checks data paths
Verplex Systems Inc. released an add-on to its Conformal Logic Equivalence Checker that allows the tool to flatten data path structures without requiring designers to identify boundaries and architectures
2009-01-21 Verification tool provides step-by-step approach
OneSpin Solutions has amended its software and packaged it in a way that supports a step-by-step approach for beginners.
2002-03-11 Verification tool enables rapid ASIC prototyping
Designed for creating ASIC and SoC prototypes using off-the-shelf FPGAs, the SpeedGate Direct System Verification environment addresses all hardware prototype creation and verification challenges.
2002-07-10 Verification startup wants everyone to go 'formal
null
2002-04-22 TransEDA licenses formal-verification technology from SRI
Making a concerted effort to be seen as more than a simulation add-on tool vendor, TransEDA plc has licensed raw formal-verification technology from Stanford Research Institute and plans to turn this know-how into formal and semiformal verification tools within a year.
2003-05-15 Tool vendor @HDL licenses solvers from IBM
HDL has licensed formal verification technology from IBM Corp. and plans to incorporate the technology into its current product line in the coming months
2008-09-04 Tool suite upgrade touts faster fault detection
LDRA, the leading provider of automated software verification, source code analysis, and test tools, has launched the LDRA tool suite v7.7
2004-03-17 Tool pinpoints false paths, steers designers away
FishTail Design Automation is targeting what sounds like a small niche, but the company says the potential benefits of its technology are huge.
2008-07-21 Tool cuts testing time of device development code
Wind River Systems has added a scalable, distributed testing framework that connects device software development with quality assurance teams in a collaborative workflow.
2006-09-01 Tool compiles C source code to RTL
CebaTech Inc. recently announced plans to offer both TCP/IP intellectual property (IP) and the C-language compiler that was used to create it.
2003-07-10 Taiwan-based IC designer adopts Verplex tool
FMC SOTA Design Technology, a Taiwan-based design services company, has adopted Verplex Systems' formal verification software
2010-05-11 Synthesis tool handles complex design verification
NextOp is bridging design and verification with the introduction of an assertion-based verification solution to automatically generate functional coverage properties from testbench and RTL.
2002-10-15 Swedish startup eases use of formal tools
Startup Safelogic is rolling out a formal property checker and a simulation "plug-in" for property monitoring
2005-10-27 Survey finds verification tool use largely unchanged from 2004
The 2005
2007-06-14 Simulink design suite adds formal methods
Adding formal design methods to its widely used Simulink model-based design suite, The Mathworks Inc. has introduced the Simulink Design Verifier, which generates tests and proves properties for models from the company's Simulink simulation platform and Stateflow design and simulation tool.
2002-08-14 Silicon Metrics tool designs, models I/O
Silicon Metrics Corp. has released a tool that helps characterize, model, and verify the electrical spec compliance of a design's I/O
2005-09-28 Sequence Design introduces 'formal' power grid verification
Looking to build on its reputation as an established provider of IC power management technology, Sequence Design rolled out a new product focused on another thermal issueIC power grid integrity.
2003-04-08 Safelogic VHDL tool sweetened with Sugar
Safelogic Verifier 3.1 product now supports PSL.
2003-07-03 PLX, Jasper partner on formal verification solution
PLX Technology Inc. and Jasper Design Automation have collaborated to bring formal verification to PLX chips based on PCI Express technology, via the JasperGold formal verification tool.
2006-05-01 Novas tool lets designer see data from debugging
This new type of tool set should help IC designers gain visibility into the signal values they really want to see
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top