Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > formal verification tool

formal verification tool Search results

?
?
total search149 articles
2003-07-30 Verplex upgrades formal-verification line
On the verge of closing its sale to Cadence, Verplex is releasing an upgrade to its Conformal line of equivalence checkers.
2003-04-23 Verplex tool now checks datapaths
Verplex Systems Inc. has released an add-on to its Conformal Logic Equivalence Checker that allows the tool to verify complex data path circuitry
2003-06-02 Verplex tool now checks data paths
Verplex Systems Inc. released an add-on to its Conformal Logic Equivalence Checker that allows the tool to flatten data path structures without requiring designers to identify boundaries and architectures
2002-03-11 Verification tool enables rapid ASIC prototyping
Designed for creating ASIC and SoC prototypes using off-the-shelf FPGAs, the SpeedGate Direct System Verification environment addresses all hardware prototype creation and verification challenges
2002-04-22 TransEDA licenses formal-verification technology from SRI
Making a concerted effort to be seen as more than a simulation add-on tool vendor, TransEDA plc has licensed raw formal-verification technology from Stanford Research Institute and plans to turn this know-how into formal and semiformal verification tools within a year.
2002-10-15 Swedish startup eases use of formal tools
Startup Safelogic is rolling out a formal property checker and a simulation "plug-in" for property monitoring
2002-08-14 Silicon Metrics tool designs, models I/O
Silicon Metrics Corp. has released a tool that helps characterize, model, and verify the electrical spec compliance of a design's I/O
2002-05-30 Real Intent brings clock checking to formal tool
Real Intent Corp. has added what it terms formal clock intent verification to its Verix assertion-driven formal verification tool.
2003-07-03 PLX, Jasper partner on formal verification solution
PLX Technology Inc. and Jasper Design Automation have collaborated to bring formal verification to PLX chips based on PCI Express technology, via the JasperGold formal verification tool.
2004-06-01 Jasper upgrades verification product
Jasper has announced its JasperGold product that enables what the company calls a "provably correct design" methodology.
2004-07-01 Jasper upgrades verification product
The company has announced the latest JasperGold product enabling what Jasper calls a "provably correct design" methodology.
2002-11-21 IBM offers free trial of assertion-based verification tool
IBM's Haifa Research Laboratory has started to offer the company's FoCs assertion-based verification tool for a free 90-day trial
2006-07-26 Formal verification tool promises finer control
Averant released the next generation of its formal verification tool, offering what the company claims is the industry's first formal tool to give designers fine control over the tool's thoroughness.
2013-01-02 Apply formal methods to power-aware verification
Read about an apps approach for implementing formal methods to power-aware verification
2002-01-10 Aldec rolls out fast, fully automated FPGA design verification tool
Claimed to be the fastest, most fully automated FPGA design verification tool, Active-HDL 5.1 addresses the latest design trends in the EDA industry, the company says
2003-01-31 0-In pumps up assertion-based verification suite
Armed with two new products and new technology, 0-In Design Automation is rolling out version 2.0 of its assertion-based verification suite
2002-09-23 0-In Design: A preferred approach for verification
Companies designing complex multimillion gate ASICs recognize functional verification as one of the largest problems facing design teams
2009-01-21 Verification tool provides step-by-step approach
OneSpin Solutions has amended its software and packaged it in a way that supports a step-by-step approach for beginners.
2002-08-26 TransEDA offers PCI-X 2.0 verification IP
TransEDA PLC has put together a new verification bundle for designers wishing to create SoCs compliant with the PCI-X 2.0 standard
2003-05-15 Tool vendor @HDL licenses solvers from IBM
HDL has licensed formal verification technology from IBM Corp. and plans to incorporate the technology into its current product line in the coming months
2006-09-01 Tool compiles C source code to RTL
CebaTech Inc. recently announced plans to offer both TCP/IP intellectual property (IP) and the C-language compiler that was used to create it.
2003-07-10 Taiwan-based IC designer adopts Verplex tool
FMC SOTA Design Technology, a Taiwan-based design services company, has adopted Verplex Systems' formal verification software
2003-01-21 Synopsys moves customers to verification area
Synopsys Inc. hopes to hold on to a slight lead in the formal verification market as it moves customers from the Design Verifyer tool to its internally developed Formality equivalence checker.
2005-10-27 Survey finds verification tool use largely unchanged from 2004
The 2005
2007-06-14 Simulink design suite adds formal methods
Adding formal design methods to its widely used Simulink model-based design suite, The Mathworks Inc. has introduced the Simulink Design Verifier, which generates tests and proves properties for models from the company's Simulink simulation platform and Stateflow design and simulation tool
2003-04-08 Safelogic VHDL tool sweetened with Sugar
Safelogic Verifier 3.1 product now supports PSL.
2008-02-26 Rhines on EDA: End 'endless verification
Walden Rhines of Mentor Graphics calls for a combination of formal methods, TLM techniques and intelligent testbenches to lower the cost of design verification
2002-04-15 Researchers propose dual design verification model
Indian researchers are proposing a novel verification methodology that uses two representations of a design throughout the verification process, one a behavioral model in C and the other an RTL model
2003-03-05 Mentor Graphics to develop FPGA verification solution for Thales
Mentor Graphics Corp. has entered into a technology relationship with Xilinx Inc. and Thales Communications to develop a new FPGA verification flow to meet Thales' requirements for its next-generation products
2004-05-06 Jasper upgrades verification product
Jasper Design Automation will announce the latest release of its JasperGold product enabling what the company calls a provably correct design methodology.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top