Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > memory controller

memory controller Search results

?
?
total search1933 articles
2008-05-16 What's the best flash memory flavor for your design
The embedded systems industry has been waiting for "universal memory" to come along. This article discusses the various flavors of NAND and NOR flash memory that may be the suitable to your design needs
2000-06-23 Virtex synthesizable high-performance SDRAM controller
This application note describes the design and implementation of a synthesizable, parameterizable, flexible, auto-placed-and-routed synchronous DRAM controller in the Virtex FPGA family
2009-03-04 Using CellularRAM memory to replace single- and dual-chip select SRAM
This technical note discusses the changes required to convert single- or dual-chip select (CE#) SRAM to Micron CellularRAM memory
2001-09-24 Using 16Mb ESDRAM with the Motorola MPC106 controller/bridge for the PowerPC 603/604/740/750
This application note describes how to program the Motorola MPC106 memory controller/bridge chip to support ESDRAM as main memory.
2005-09-21 Tower Semicon produces SanDisk memory controller using 0.18?m technology
Tower Semiconductor Ltd is manufacturing SanDisk Corp.'s memory controller at its 0.18?m technology platform.
2006-10-13 Toshiba, Rambus expand memory interface agreement
Toshiba Corp. and Rambus Inc. have expanded their memory-interface licensing agreement
2004-05-26 TDK launches Flash memory controller
TDK has developed the GBDriverXR NAND Flash memory controller IC that can manage at least eight NAND Flash memory chips from 64Mb to 16Gb.
2007-11-05 System controller for PowerPC solutions is highly integrated
Marvell Technology Group Ltd has launched a system controller for PowerPC processor based solutions that features the highest level of integration in a single chip
2015-02-12 Synopsys rolls out DDR Explorer for memory sub-systems
Using DDR Explorer, designers can analyse their DDR memory sub-system and optimise their architecture to increase efficiency by up to 20 per cent, while achieving 10 times faster turnaround time
2008-07-18 Step-down controller rolls for notebook memories
Maxim Integrated Products has launched the MAX17000 Quick-PWM step-down controller for DDR, DDR2 and DDR3 memory in notebook computers.
2002-03-06 Sonics releases memory scheduler core
Sonics Inc. introduced a memory scheduler core at the Design Automation and Test in Europe conference
2014-04-10 Six hot tech trends emerge in high-speed memory
While DDR4 comes first to mind in consideration of the latest developments in high-speed memory, several others including embedded DRAM and SRAM cells make the top six list
2002-02-19 ServerWorks' core logic doubles memory of Pentium servers
Developed with IBM Research, the ServerWorks MXT SystemI/O core logic doubles the effective memory capacity of Intel Pentium III-based servers and halves the number of DIMMs required for system operation
2006-08-31 SDRAM memory controller targets streaming video apps
Targeting streaming video applications, Microtronix's multiport SDRAM memory controller IP core supports up to 1024 x 768 (true color) 32bit display resolution.
2008-02-07 SATA-compatible NAND flash controller supports 150MBps
A serial ATA compatible NAND flash memory controller LSI circuit has been released by TDK Corp. The GBDriver RS1 Series is compatible with 1.5Gbit/s serial ATA I and supports data transmission speeds up to 150MBps.
2005-05-30 SanDisk game card uses memory controller by Tower Semiconductor
SanDisk Corp. has selected Tower Semiconductor Ltd to provide the memory controller on its recently introduced 2GB Memory Stick PRO Duo game card, a high-capacity flash memory card for Sony's PlayStation Portable (PSP).
2014-06-17 Samsung leads eMMC, eMCP memory segment
With $3.317 billion or 35.6 per cent of worldwide revenue in 2013, Gartner named Samsung as the top eMMC and eMCP vendor. Toshiba, SK Hynix, and SanDisk took the next three spots.
2005-12-14 Samsung develops 8GB memory module
Samsung Electronics has developed a technology that allows it to modularize 32 pieces of a 2Gb DDR2 DRAM chip together with a logic chip to create a 8GB memory module for a server computer
2008-04-30 Row boundary crossing functionality in CellularRAM memory
This technical note describes the conditions that exist at the row boundary for the WAIT pin and burst READ/WRITE operations, focusing on row boundary crossing as supported on CR 1.0-compliant devices.
2014-02-14 Rise in IoT breeds new type of embedded memory
Resistive RAM (RRAM) technology claims to provide the cost competitiveness needed for consumer electronics, home appliances, wireless sensors networks and even disposable electronics.
2005-04-19 Rambus, NEC ink memory controller patent license deal
Rambus Inc. has signed a patent license agreement with NEC Electronics Corp. that follows the development and manufacture of memory controllers based on various Rambus innovations
2004-05-18 Rambus, Denali to offer memory controller solutions
Rambus Inc. and Denali Software Inc. have revealed plans to jointly provide DDR memory controller design solutions.
2007-10-19 Rambus memory controller runs at 1,600MHz
Rambus Inc. has introduced its memory controller interface solution for DDR3 DRAM that provides PHY interface between the controller logic and DRAM devices for data rates of up to 1,600MHz.
2009-09-22 Quad-core processor packs dual memory controllers
Freescale Semiconductor has beefed up the range of power and performance options available for its QorIQ family of multicore platforms with the introduction of the QorIQ P4040 processor.
2009-01-07 Processor blade packs Intel Xeon, memory controller hub
From Adlink Technology comes the cPCI-6920 series, the PICMG 2.0 compliant 6U CompactPCI dual-processor blade featuring two quad-core/dual-core Intel Xeon processors, server class Intel 5100 chipset, four SO-RDIMM sockets for up to 16Gbyte DDR2-667 registered ECC memory and 1066MHz front side bus
2007-06-18 PowerQUICC DDR2 SDRAM controller register setting considerations
This document expands on the description of the DDR2 memory controller programmable registers in the reference manuals for Freescale's PowerQUICC processors.
2011-09-30 Overcome memory hurdles for next-gen servers
Read about this memory buffer technology touted to unleash speed and capacity in next-generation server designs
2005-08-12 OneNAND controller IP optimizes data flow in handsets
Denali Software and Samsung are working together to develop and deliver IP that will enable fast deployment of OneNAND interfaces for SoC designs.
2007-10-04 Non-volatile SRAM controller has tamper detection
Maxim has introduced the DS3605, an I?C-compatible, secure, non-volatile SRAM controller with tamper detection
2009-04-17 New JEDEC standard doubles memory interface performance
JEDEC Solid State Technology Association announced the publication of JESD84-A44 MMC ver. 4.4 standard. The new standard offers designers a doubling of the memory interface performance, flexible partition management and improved security options
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top