Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > memory interface

memory interface What is a memory interface? Search results

?
?
What is a memory interface?
An external memory interface is a bus protocol for communication from an IC, such as a microprocessor, to an external memory device located on a circuit board. Internal memory interfaces apply to communication with on-chip memory. The asynchronous External Memory Interface (EMIF) is a Texas Instruments IC bus used in their DSPs and digital media SoCs.
total search3286 articles
2006-06-29 Programmable Vcom calibrator includes I2C interface
Intersil introduced a 7-bit non-volatile programmable Vcom calibrator with I2C interface for setting backplane common voltage in TFT-LCDs of TVs, notebook computers and monitors
2012-08-28 PROFIBUS interface certified on Freescale Silicon
Freescale and TMG TE developed what they claim as the first PROFIBUS interface based on Freescale's Tower development environment addresses Layer 2 through 7 processing
2009-01-07 Processor blade packs Intel Xeon, memory controller hub
From Adlink Technology comes the cPCI-6920 series, the PICMG 2.0 compliant 6U CompactPCI dual-processor blade featuring two quad-core/dual-core Intel Xeon processors, server class Intel 5100 chipset, four SO-RDIMM sockets for up to 16Gbyte DDR2-667 registered ECC memory and 1066MHz front side bus
2005-07-26 Powerful final-test memory system debuts
Agilent Technologies now has a new final-test memory tester targeting MCPs and discrete flash. Dubbed the Versatest Series Model V5500, this ATE system offers a tester-per-site architecture
2008-04-18 PMC modules interface I/O signals to Virtex-5 FPGAs
Acromag's PMC-VSX modules feature a DSP-optimized Xilinx Virtex-5 FPGA that is reconfigurable for high-performance I/O processing and user-developed algorithmic computation.
2008-01-30 Platform provides PCIe interface to NAND flash
The availability of an SoC platform product called FlashPoint, which provides a PCIe interface to high-performance NAND flash memory, has been announced by Denali Software Inc.
2008-10-22 Physical interface to QDRII memories using Actel ProASIC 3E FPGAS
This application note shows how to implement a physical interface to QDRII memories in Actel's ProASIC3E devices, as well as IGLOOe devices, and A3PE3000L device (ProASIC3L family
2005-01-18 Philips' registers tailored for memory-intensive apps
Royal Philips Electronics announced a new family of high-speed registers for memory-intensive apps
2005-03-21 Philips claims phase-change memory low-voltage progress
A team from Philips Research (Eindhoven, The Netherlands) is due to publish details of a chalcogenide non-volatile phase-change memory cell made from doped antimony-telluride which has a low threshold voltage and which should therefore scale with future integrated circuit manufacturing processes
2010-04-23 Phase-change memories support serial interface
Numonyx rolls the Omneo range phase-change memories developed using a 90nm process that offer up to 300x faster write speeds and 10x more write endurance than today's flash memory
2015-08-14 Peek inside the first high bandwidth memory
In this teardown article, we reveal the innards of SK Hynix's high bandwidth memory, in AMD's Radeon 390X Fury X graphics card
2012-03-15 PCM progress report no. 6: Recent advances in phase change memory (Part 2
The second installment of this two-part series tackles other recent developments in PCM, including fabrication of a 1 Gb PCM array with a 4F2 cell size.
2012-03-01 PCM progress report no. 6: Recent advances in phase change memory (Part 1
This series looks at some of the most recent phase change memory developments. Part 1 reviews structural and materials advances, focusing on both benefits and challenges
2002-10-08 parvus Ethernet interface board target military, avionics apps
parvus Corp.'s PC/104 1553/Ethernet Interface board is designed to bring both MIL-STD-1553B protocol and NE2000-Plus Ethernet compatibility to an embedded avionics computer system
2005-06-02 Pair of serial flash memory devices supports Intel chipsets
Silicon Storage Technology is offering serial flash memory support for Intel's 82573E LAN and 945 Express chipset families
2011-09-30 Overcome memory hurdles for next-gen servers
Read about this memory buffer technology touted to unleash speed and capacity in next-generation server designs
2008-06-13 OTP memory cells meet 0.35?m process
austriamicrosystems' Full Service Foundry business unit announced at the Design Automation and Conference, a further expansion of its IP block portfolio with the launch of a complete set of OTP (one-time-programmable) cells for its 0.35?m process family.
2009-11-12 Optimizing OCP slave memory behavior
Verification IP for open-core protocol (OCP) is generally used to achieve one of two main verification objectivesat the module level to test OCP components and their interfaces, or at the bus fabric level when some or all of the components may be replaced by the verification IP to test the behavior of a system.
2009-06-10 On-chip memory usage guide for LatticeSC devices
This application note discusses memory usage in the LatticeSC family of devices. It is intended for design engineers as a guide to designing and integrating the EBR-based and PFU-based memories of the LatticeSC device family using Lattice ispLEVER design software
2003-01-21 Oki, Thine Electronics to co-develop interface video memory
Oki Electric Ind. Co. Ltd and Thine Electronics Inc. have agreed to jointly develop a high-speed interface video memory which uses LVDS to interface between the controller and the memory.
2002-07-18 NPF adopts QDR memory standard
The QDR SRAM Codevelopment Team has announced that the Network Processing Forum has adopted key elements of the QDR interface as the standard for Phase 1 of its Look-Aside Interface
2007-08-20 Novelics unveils high-performance memory compilers
Novelics has launched the Web-based MemQuest memory compiler platform allows SoC designers to explore their entire embedded memory subsystem
2015-10-27 NOR flash memory optimised for 'instant-on' apps
Micron's XTRMFlash memory uses a low pin count interface that uses as few as 11 active signals, and claims to cut pin counts by as much as 75 per cent from those found in other parallel NOR flash.
2005-07-15 NOR continues to battle NAND flash memory in the handset
The features built into the handset should determine the flash memory choice
2012-02-13 Nonvolatile memory touts 0.1% of EEPROM energy use
The FM25P16 is a 16Kb serial nonvolatile memory that boasts low energy consumption, fast read/write performance and exceptional endurance
2012-02-08 Nonvolatile memory claims lowest energy consumption
The FM25P16 uses 1/1,000th the energy of EEPROM devices, while delivering fast read/write performance and virtually unlimited endurance.
2007-04-02 Net-interface accelerators: can help or hinder your systems
Examining how a given acceleration is used in a system environment gives clues to the feature's long-term utility.
2013-01-08 Nanoscale engineering to spawn 'universal memory
Nanometer-scale engineering of so-called phase-change materials could lead to non-volatile memories with fast read and write speed, high reliability and low power consumption.
2015-09-01 Mystery in memory: Why 3D XPoint is not PCM
By keeping secret the technology behind 3D XPoint memory, Micron and Intel gave the engineering community a challenge by using phrases such as "new recipe," "bulk switching," "fundamental and new
2010-04-28 MPC553x, MPC555x and MPC556x family Nexus interface connector
The IEEE-ISTO 5001-2003 Nexus standard (referred to as the Nexus standard) interface is an industry standard that crosses CPU boundaries and allows industry-standard tools to support multiple CPU architectures
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top