- Article
(2969) -
Forum
(0) -
Blog
(0)
total search2969 articles
| 2012-03-16 | Xilinx, Micron demo FPGA, RLDRAM 3 memory interoperability Virtex-7 and Kintex-7 FPGAs come with IO standards and architectural components for optimal interfacing with RLDRAM 3, boosting system performance for high-performance wireless and wired networking systems. |
| 2002-07-18 | NPF adopts QDR memory standard The QDR SRAM Codevelopment Team has announced that the Network Processing Forum has adopted key elements of the QDR interface as the standard for Phase 1 of its Look-Aside Interface |
| 2009-04-17 | New JEDEC standard doubles memory interface performance JEDEC Solid State Technology Association announced the publication of JESD84-A44 MMC ver. 4.4 standard. The new standard offers designers a doubling of the memory interface performance, flexible partition management and improved security options. |
| 2008-07-28 | microSDHC card adds 8GB memory to handsets Kingston Technology Co. Inc. has added an 8Gbyte microSD High-Capacity (SDHC) flash memory card (SDC4/8GB) to its mobile memory storage line |
| 2011-04-14 | Memory controller claims first DDR4 IP solution Cadence Design Systems Inc. has introduced a DDR4 solution that it says will enable SoC designers to take advantage of the performance gains of the emerging DDR4 memory standard. |
| 2015-01-09 | Identifying memory trends: Issues, standards and specs Jennie Grosslight, the memory test product manager at Keysight Technologies, revealed what she thinks will be the prevailing memory trends in 2015 |
| 2006-12-19 | Fusion memory chip revs cellphone operations Samsung's OneDRAM memory chip promises a five-fold increase in the speed of cellphone and gaming console operations, longer battery life and slimmer handset designs |
| 2014-12-04 | End of DDR marks surge of 3D, TSV-based memory Several DRAM memory architectures based on 3D layer stacking and TSV have evolved to accommodate increasing memory requirements spearheaded by Samsung, Hynix and Micron |
| 2012-04-09 | Design IP supports LPDDR3 memory standard The controller and PHY IP solution from Cadence claim to offer high bandwidth and low power consumption required by smartphones and tablets. |
| 2011-10-12 | Consortium to develop hybrid memory standard Micron and Samsung aim to develop a memory standard that combines DRAM and logic processes in a single unit. |
| 2006-10-12 | AWG PCI cards offer up to 4GSamples onboard memory Strategic Test's two new AWG cards are supplied with 64MSamples of signal memory standard, but can be increased to 4GSamples using a proprietary DIMM module on the card. |
| 2007-07-25 | Winbond tips new parallel flash memory devices Winbond Electronics Corp. has added new products to its W19B family with the introduction of 16-, 32- and 64Mbit parallel flash memory devices |
| 2007-09-06 | Winbond launches new mobile memory lines Taiwan's Winbond Electronics is launching two new families of memory components for mobile applicationsthe low-power DRAM and PSRAM |
| 2007-08-10 | Winbond intros quad-SPI serial flash memory Winbond Electronics Corp. claims to develop the industry's first serial flash memory with quad-SPI |
| 2008-05-16 | What's the best flash memory flavor for your design The embedded systems industry has been waiting for "universal memory" to come along. This article discusses the various flavors of NAND and NOR flash memory that may be the suitable to your design needs |
| 2007-07-02 | Web compiler supports embedded memory IP Seeking to reduce the cost and cycle times of IC designs, Novelics Inc. will roll a Web-based compiler technology that supports its line of intellectual property cores for embedded memory applications |
| 2002-05-02 | Virage offers multiport memory for SoC designs Memory designer Virage Logic Corp. intends to market a configurable SRAM-based multiport memory that can perform three R/W operations simultaneously, increasing data throughput in today's embedded systems and meeting the expected demands of parallel or pipelined processors in future SoC designs |
| 2002-04-05 | Virage Logic embedded RAM employs standard logic process Manufactured using TSMC's 0.18?m CMOS process, the Novea RAM embedded memory from Virage Logic Corp. is claimed to be the first commercially-available non-volatile embedded memory manufactured using a standard logic process. |
| 2008-07-02 | Virage Logic absorbs logic memory IP biz of Impinj Virage Logic Corp. and Impinj Inc. have announced that Virage Logic has acquired Impinj's logic non-volatile memory intellectual property business for $5.2 million |
| 2012-12-20 | Vertical crosspoint memory for Internet of Things Here's a look at antifuse NVM and the recent advances that make it a good solution for IoT MCUs. |
| 2013-06-25 | Utilising non-volatile memory IP in SoC designs Integrating anti-fuse NVM on chip for program storage results to increased margin as well as independence from vagaries of supply chain and component availability. |
| 2008-06-19 | Using the STR91xFA external memory interface (EMI The STR91xFA EMI bus is a very flexible bus and is user programmable. The bus can be configured to interface to different types of memory devices, including SRAM, flash memory, ROM or PSRAM |
| 2001-05-17 | Using the eXpressDSP algorithm standard in a dynamic DSP system This application note illustrates some techniques used to manage data memory when using eXpressDSP standard algorithms. |
| 2011-02-25 | Using RSPI to reprogram flash memory in user program mode Here's a sample application that uses the user program mode of the SH7216 to reprogram the on-chip flash memory |
| 2007-03-01 | Using OTP memory for IC antipiracy Using nonvolatile OTP memory to implement antipiracy solutions on ICs is an effective, simple and low-cost approach that uses a random number generator to create a unique identification number from a large pool |
| 2002-06-14 | Users back OpenAccess standard, but Synopsys refrains The OpenAccess design data standardization effort is crucial for next-generation chip designs, according to users at an Interoperability Workshop at the 39th DAC. |
| 2007-09-21 | UMC taps Synopsys memory IP design tool UMC has selected Synopsys Inc.'s memory IP development automation environment for its advanced design processes |
| 2002-04-12 | TSMC, ATMOS to make embedded memory on 90nm process Taiwan Semiconductor Mfg Co. and ATMOS Corp. will jointly develop ATMOS SoC-RAM CMOS embedded memory on TSMC's Nexsys 90nm process technology |
| 2007-06-04 | Triumvirate heralds use of flash in PCs, works on standard The use of flash in notebooks and desktops has received a boost with Dell, Intel and Microsoft collaborating on a standard for NAND flash module controllers |
| 2004-02-02 | Traveling at memory speed The combination of a memory BIST engine with enhanced at-speed application provides the basis for ensuring high-quality testing of SoC designs with embedded memories |
Bloggers Say
See what engineers like you are posting on our pages.
All rights reserved.