Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > multiple silicon spins

multiple silicon spins Search results

?
?
total search22 articles
2007-07-12 XMOS fields software-defined silicon
XMOS Semiconductor's new processor architecture is based on an event-driven, multi-threaded processor core set to be deployed in two-dimensional arrays in a family of chips due for introduction in 2008.
2005-08-01 RF IC tools still seeking paths to silicon
Complicated by multiple modulation schemes, RF tools have become proficient at simulating behavior on an architectural level
2003-05-09 Mentor Graphics emulation solution adopted by Silicon Graphics
Silicon Graphics Inc. has selected Mentor Graphics Corp.'s verification solution package to accelerate their development schedules and mitigate the risk of silicon re-spins
2008-02-18 Why we need a new analog design flow
Analog-mixed signal designers need a first-time right design methodology now. Why is this familiar cry more urgent and probably truest this time?
2002-11-18 SoC/IP designs need next-gen solutions for integration verification
As the cost of SoC design plus time-to-wolume pressure continue to rise, a next-generation simulator for SoC integration verification is required to ensure functionality.
2011-10-28 FPGA boasts 6.8 billion transistors
Xilinx claims an industry-first with the most number of transistors for Virtex-7 2000T by using 2.5D IC stacking.
2002-09-16 Design test offers Asian fabless competitive edge
Fabless companies can use design-to-production test methods to further strengthen their competitive advantage.
2001-01-01 Analyzing commodity and star intellectual properties
This technology news article describes the progression of the silicon IP market with the star IP as well as the commodity IP and their implications to the electronics industry
2006-06-01 Balance HW/SW needs in multicore designs
Embedded system design is a dance between software and hardware. With more give and take, the dance between hardware and software becomes more accommodating, with hardware calling some tunes and software calling others, but no control issues, co-dependency, and lingering resentments.
2009-03-13 Automotive head unit gains traction
Several announcements recently target the same direction: The automotive head unit. There are reasons why this computer will be a highly competitive place.
2013-05-09 Why stitch and ship is no longer workable
As the systems change, the stitch and ship methodology is leading to increased numbers of costly failures.
2005-06-03 The basics of network processors
Here's a snapshot of the state of the NPU art, outlining what makes a network processor and what features are likely to become most popular
2002-09-16 Services dip brings down quarterly revenue
Simulation enhancements should be implemented to accomodate chip companies that are planning on incorporating analog and mixed-signal design in their products.
2009-03-24 Process variability gets a second chance
Mentor Graphics Corp. has a new message: process variability is not all bad. In fact, it could be considered a competitive advantage if properly dealt with, according to executives at the firm.
2009-11-17 MicroSD card brings extreme gaming into handsets
When embedded in a microSD card, the FXI die can turn slot-enabled, hand-held devices into high-end console gaming platforms.
2001-03-01 Logic suppliers seek ways to embed FPGAs
Driven by the convergence of communications, computing and consumer applications, SoC design complexity increases the time required to bring competitive products to market, putting a premium on design speed and flexibility.
2013-03-15 Issues in using 3rd party IP in ASIC/SoC design
Know some of the common challenges in integrating and using 3rd party IPs in today's high-end ASIC/SoCs.
2004-01-01 EDA outlook positive in Asia-Pacific
With the rapid growth of the electronic design industry in the Asia-Pacific, EDA market outlook will be positive for this year.
2009-08-18 Custom-defined architecture lowers mask fees
Atmel Corp. has unveiled a custom architecture for 90nm SiliconCity ASIC development, providing up to 350,000 gates/mm2, offering customers gate densities in the range of a standard cell ASIC.
2004-09-03 Cadence emphasizes solutions in design tech symposium
As part of a promotional campaign of its portfolio in Southeast Asia, Cadence Design Systems showcased different versions of its electronics design software solutions in a design technology symposium held in Manila, Philippines, in Aug. 24.
2013-07-16 Adapting a PCIe design to specific app needs
With the appropriate mix of PCIe clock generators and buffers, embedded systems developers can address the unique requirements of various applications.
2009-11-23 10 technologies to look forward to in 2010
EE Times has compiled emerging technologies that have potential to change the electronics landscape in 2010.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top