Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > nand tree

nand tree Search results

?
?
total search8 articles
2001-04-23 Using NAND tree test circuits for input parametric testing
This application note discusses how to implement a simple NAND tree test structure for input parametric testing of ASIC designs.
2012-04-03 Developing NAND flash controller with high-level synthesis
Read about the application of a commercial HLS tool to a NAND flash controller with an error correction code block
2014-10-29 Apple iPad Air 2 doesn't fall far from the tree
The 16GB Wi-Fi-only version of the Apple iPad Air 2 sports a bill of materials of $270, based on a preliminary estimate. This compares to the $269 BOM for the tablet's 16GB predecessor.
2011-02-24 Samsung chief cites challenges facing IC design
IC designers must address power consumption issues, the need for new transistor structure and memory types, delayed development of 3D TSV-based devices, and calls for circuit design breakthroughs.
2015-01-28 Performing automatic ASIC-to-FPGA conversion
Performing ASIC-to-FPGA clock tree conversions by hand is hard and time-consuming for designers, but the use of automated gated clock conversion makes this task much less challenging
2015-04-30 Taking advantage of TSMC's 28HPC process
Here are five areas where designers can take advantage of this new process with logic library technology to optimise the performance, power and area of their system on chips.
2009-03-19 Power management for optimal design
This article describes a holistic approach for managing and optimizing the power in a design. Effective power management involves proper understanding the application of a chip, technology selection, design techniques and methodology.
2000-05-01 Long road ahead for analog synthesis
It may be a bit like asking why can't women be more like men, but the question, "Why can't analog be more like digital?" is the most common complaint among engineers attempting to use analog design tools. Synthesis (the automatic generation of physical circuitry from a high-level language description) is one area where analog design departs drastically from digital.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top