Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > physical implementation technology

physical implementation technology Search results

?
?
total search480 articles
2005-03-17 Synopsys unveils 'next-gen' compiler for physical design
Synopsys unveiled a physical design solution, which the company claims provides leading-edge performance and already carries endorsements by key IC suppliers
2003-07-25 Monterey Design receives patents on silicon prototyping, physical implementation
Monterey Design Systems has been issued two new U.S. patents entitled 'Method for Design Optimization Using Logical and Physical Information' and 'Method for Designing Large Standard-Cell Based ICs
2003-09-16 SVP is key technology for nanometer IC design
Examine the importance of chip-level architectural issues and the need for physical hierarchy for multi-million gate nanometer SoC design
2002-04-10 Procket Networks adopts Avant! technology for SoC design
Procket Networks Inc. has selected Avant!'s Astro optimization, place-and-route technology for its gate SoC designs
2003-11-07 Monterey upgrades IC implementation toolset
Claiming improved quality of results and faster run times, Monterey Design Automation has announced the shipment of v3.0 of its Dolphin physical implementation system
2015-03-12 Implementation system from Cadence boosts turnaround time
The Innovus Implementation System offers typically 10 to 20 per cent better PPA and up to 10X full-flow speedup and capacity gain at advanced 16/14/10nm FinFET processes and established process nodes
2011-02-03 Implementation platform addresses Gigascale design
Synopsys Inc. releases the 2010.12 Galaxy Implementation Platform that addresses the scalability, convergence and throughput needs of gigascale IC design
2006-08-04 IC implementation device targets 65nm/45nm designs
Sierra Design Automation said its Olympus-SoC is targeted for high-end customers who are designing at 65nm and below processes.
2003-03-26 Automation tool speeds physical-design flow
ReShape Inc. claims that its physical-design-automation system allows designers to turn around production layouts of multimillion-gate SoC in 24h
2004-09-06 UWB camp forms SIG, finalizes physical-layer spec
The Multiband-OFDM Alliance has formed a special interest group (SIG) to develop technical specifications based on its version of ultrawideband high-rate, short-range wireless communications.
2009-04-09 Unlock Micron's 50nm DRAM technology
With their latest 50nm process technology, Micron Technology Inc. seems to have struck the right balance between investment in new technologies and conservative design decisions
2005-06-07 Three tout more nimble physical design
Three tool vendors are pitching breakthroughs in IC physical design in advance of next week's Design Automation Conference
2014-01-05 SoC implementation with dependable 50% duty cycles
Here's a new approach to implementing clock dividers in a system-on-chip design that supports both high performance and low power.
2006-06-02 SMIC adopts ARM physical IP for designs at 90nm
SMIC and ARM jointly announced that SMIC has adopted the ARM Metro and Advantage products.
2002-08-29 SiS adopts Cadence technology for graphics IC design
Silicon Integrated Systems Corp. has standardized on Cadence Design Systems Inc.'s First Encounter, for the design of complex graphics ICs.
2006-02-09 Sigrity acquires Synopsys' Encore technology
Sigrity disclosed that it has acquired single and multi-chip IC package design technology from Synopsys, including the technology within the Encore design and analysis tool. Financial terms of the agreement were not disclosed
2008-07-02 Serial ATA and the evolution in data storage technology
Before we can fully appreciate the benefits behind the SATA standard, it makes sense to look back on the history of data storage.
2000-12-01 Ringed bus technology puts twist on switching networks
Switch fabric is a fast, concurrent and transparent mechanism for transferring data from multiple sources to multiple destinations within a network via high-speed point-to-point links.
2004-10-13 Mentor tool suite offers complete implementation of Verilog 2001
Mentor disclosed that they have made key enhancements in its newly-released Precision Synthesis tool suite.
2013-12-23 Mentor to acquire Oasys' RTL physical synthesis platform
The move by Mentor seeks to help SoC/ASIC design teams to realize improved quality of results and faster turnaround time for today's complex SoCs, ASICs and IP blocks.
2006-06-02 IP core eases implementation of MOST bus protocol
Altera's MediaLB IP core eases the implementation of MOST bus protocol for automotive infotainment apps
2014-03-07 Exploring circuit design in FinFET technology
Know some of the things that could affect the learning and cost curve with regard to the use of FinFET.
2015-09-23 Enable 10Gbit/s physical layer for single twisted pair
In this article, we introduce an elegant method to increase the data bandwidth in a single twisted pair (STP) cabling.
2008-12-05 Digital implementation platform promises scalabilities
Cadence Design Systems Inc. rolled out Encounter Digital Implementation System, RTL-to-GDSII configurable digital implementation platform geared toward the 45nm and 32nm nodes
2002-05-22 Cadence overhauls IC implementation suite
Aiming to speed timing closure and signal integrity analysis, Cadence Design Systems Inc. this week will announce an across-the-board update to its SP&R (synthesis, place and route) IC implementation suite
2008-11-17 Explore NAND flash implementation options
Several factors are contributing to the challenges of designing NAND flash memory subsystems. Presented in this article are different NAND flash implementations.
2005-04-18 Synopsys unveils 'next-gen' compiler
The company introduces a physical design solution which it says provides concurrent clock tree synthesis, routing and yield optimization
2005-07-04 IBM, Magma extended cross-licensing agreement, will conduct joint R&D
Magma Design Automation Inc. and IBM Corp. have forged a new licensing and joint R&D agreement to develop technology for physical synthesis and routing, according to an 8-K form that Magma filed with the U.S. Securities and Exchange Commission (SEC) Thursday (June 30
2004-12-08 Three firms join Chartered design alliance program
Chartered Semiconductor Mfg has added Dai Nippon Printing Co. Ltd (DNP), IBM Engineering & Technology Services (E&TS) and Socle Technology Corp. into its design service alliances program
2007-04-24 Synthesis solution boosts IC performance
Synopsys released the Design Compiler 2007 synthesis solution, which extends topographical technology to accelerate design closure for designs utilizing advanced low-power and test techniques, to boost designer productivity and IC performance
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top