Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > pll design

pll design Search results

?
?
total search379 articles
2005-10-25 TI clock multiplier integrates three on-chip PLL components
TI announced that they have developed a clock multiplier that integrates three on-chip phase locked loop components to provide "industry-leading" flexibility and performance.
2006-07-24 OCXOs with non-PLL design run up to 1GHz
MMD Components has introduced a line of high-frequency OCXOs with a non-PLL design that enables users to specify frequencies up to 1GHz.
2006-05-24 Free PLL design tool debuts with PLL hardware
ADI is rolling out a new generation of its existing ADIsimPLL phased-locked loop circuit design and evaluation tool, as well as two new PLL synthesizers.
2000-12-05 An improved PLL design method without natural frequency and damping
This application note presents a design guide for PLL synthesizers used in wireless products. It focuses on compact, low current and low cost synthesizers, without considering the calculations for natural frequency and damping.
2004-12-14 An improved PLL design method
This app note discusses a design guide for PLL synthesizers used in wireless products.
2011-11-17 Address challenges in 40G/100G SerDes design, implementation
Read about the various aspects of SerDes design such as transmit/receive portions
2003-05-14 Synthesis engines' roll out to speed up PLL designs
Barcelona Design has developed synthesis "engines" that are capable of generating PLLs for 0.15?m and 90nm CMOS processes
2003-08-08 Zarlink analog PLL simplifies line card design
Zarlink Semiconductor has unveiled an analog PLL timing chip for optical line cards operating at OC-192 rates
2005-07-27 WiMAX synthesizer modules from Sirenza streamline design
Sirenza announced the release of the first in a new family of phase-locked loop synthesizer modules, the PLL350-2444, targeting WiMAX (802.16-2004) infrastructure applications.
2015-05-26 Wideband RF synthesiser/PLL operates on low power
The 8V97051 contains an integrated voltage-controlled oscillator (VCO) with a large tuning range capable of providing multi-band local oscillator (LO) frequency synthesis.
2008-09-16 Video clock reference design augments jitter performance
National Semiconductor Corp. highlights a new video clock reference design, now available as a module for the Xilinx ML571 serial digital video development board
2005-04-01 Tool can cut design cycles by 80
Analog Devices said that its latest version of its PLL circuit design and evaluation tool helps designers cut design cycles by up to 80 percent.
2006-11-10 TI unveils 'first' DDR3 register-with-PLL for RDIMMs
The SN74SSTE32882 from Texas Instruments is touted by the company as the industry's first fully integrated register and PLL for DDR3 RDIMMs
2006-10-02 Taiwan design firms boost SoC IP offerings
As design cycles for consumer electronics gear and communications devices quicken, Taiwan design companies have been bolstering their IP offerings to round out basic SoC platforms into which clients plug a proprietary block
2004-03-16 Sirenza PLL synthesizer modules suit ISM apps
Sirenza Microdevices has released three Phase Locked Loop Synthesizer modules targeting industrial, scientific and medical band apps.
2013-02-18 Richardson rolls out 18GHz Microwave PLL Synthesiser
The ADF41020 can be used to implement local oscillators as high as 18GHz in the up-conversion and down-conversion sections of wireless receivers and transmitters.
2005-12-23 Reduce clock network design effort with zero delay generators
Lattice Semiconductor's second generation enhanced zero-delay clock generators for high performance communications and computing applications can generate up to 20 clock outputs.
2007-03-19 PLL-based clock generators deliver sub-ps jitter
ON Semiconductor has announced a new family of PLL-based clock generation devices that deliver 50 percent better phase jitter than competitive products
2007-12-13 PLL-based clock generators create ultralow jitter
ON Semiconductor has launched PLL-based devices for creating ultralow-jitter quality clocks that improve timing accuracy, increase design flexibility and lower cost for PCIe, Ethernet and FB DIMM applications.
2010-06-23 PLL synthesizer cuts need for active loop filters
Analog Devices Inc. has released a PLL synthesizer that can be used to directly drive high tuning-voltage external voltage-controlled oscillators, eliminating the need for active loop filters
2010-01-08 PLL synthesizer cuts costs in FMCW radars
Analog Devices Inc. has released a new PLL synthesizer that enables flexible and cost-effective implementation of frequency modulated continuous wave (FMCW) radar systems
2006-05-02 PLL solution verifies complete closed loop noise
Xpedion announced GoldenGate, a transistor-level phase-locked loop solution for verifying complete closed loop noise and jitter.
2005-07-13 PLL clock lowers EMI
Alliance Semiconductor has announced a dual phase-locked loop clock synthesizer for PC peripheral devices, consumer electronics, and embedded controller systems that is said to lower electromagnetic interference.
2005-01-25 Platform enables designers to anticipate power requirements at start of design cycle
Faraday introduced its PowerSlash IP family and design platform that enables designers to anticipate low power design requirements at the beginning of the design cycle
2004-08-02 Physical design flow taps partition layout
This article describes a new hierarchical design flow and its usage on a 3 million-gate chip
2013-06-10 Peregrine debuts PLL with 5GHz operation
Peregrine's Integer-N PE33241 Phase-Locked Loop features a very low phase noise Figure of Merit (FOM) of -230dBc/Hz and supports operation at 5GHz with a 10/11 pre-scaler modulus.
2003-06-16 PC, consumer apps get fast PLL macros
True Circuits Inc. launched two PLL macros enhanced with their LockNow technology
2003-01-15 New RFIC design company launched
A team of engineers formerly with IBM Microelectronics' Wireless Division have formed a new radio and analog IC design company, Tahoe RF Semiconductor Inc
2006-11-10 New DC/DC POL regulators ease digital circuit design
Linear Tech said designing with its new family of uModule POL regulators requires no knowledge in switchmode power supplies, greatly simplifying the task for a digital circuit designer.
2013-04-24 MCU Reference design features embedded firewall
Zilog and Icon Labs teamed up to develop a microcontroller which features an embedded firewall that provides a critical layer of security that can block Internet-based threats.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top