Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > routing

routing Search results

?
?
total search1415 articles
2004-06-11 TI crosspoint switches operate at more than 2Gbps
Texas Instruments announced two new 4x4 non-blocking crosspoint switches that operate at more than 2Gbps.
2012-08-14 The significance of JESD204
The JESD204 offers several advantages over its CMOS and LVDS predecessors in terms of speed, size and cost.
2016-03-28 The search for the right wireless technology
Selecting the right solution for connecting your device to the Internet can be tough. This article aims to lead you in the right direction based on some fundamental properties of wireless technologies.
2008-10-15 The PC/104 evolution: PCIe in the mix
The PC/104 bus is an ISA-compatible, 3.550-inch x 3.775-inch, stackable board-level architecture that evolved from the MiniModule mezzanine bus fielded by Ampro Computer in 1987 and was standardized under the auspices of the PC/104 Consortium in 1992.
2003-06-16 The magical world of DSP
The generation, processing, storage and transmission of signals from a diversity of origins to a diversity of reception has been enabled by miraculous advances in the semiconductor industry.
2007-06-18 The intricate dance of cutting power consumption
Key players in the industry are collaborating to deliver low-power solutions that bring more automated EDA tools, smarter IP, standard formats and more power-stingy processes together into true end-to-end solutions. EDA and IP companies have worked within the Accellera standards organization to develop the Unified Power Format (UPF).
2014-07-07 The cost of overlooking design-for-test
To prevent costly printed circuit board rework, it is important to have an effective DFT strategy based on a close partnership and working relationship between PCB design and test engineering.
2003-07-01 The benefits of Ethernet-based audio networks
This paper discusses how over the last few years, a significant trend has emerged in the professional installed sound industryusing Ethernet to distribute high-quality audio.
2008-01-16 The battle of the media hub in the digital home
The PC and TV are converging. Between these extremes sits the STB. Powerful commercial motivations have already caused the PC and STB communities to make bold moves to claim this territory and be part of a three-way fight.
2005-06-03 The basics of network processors
Here's a snapshot of the state of the NPU art, outlining what makes a network processor and what features are likely to become most popular
2005-09-01 The basics of implementing DSP functions on low-cost FPGAs
For cutting-edge designs where cycles are tight, requirements are fluid, and expected volumes are uncertain, system companies implement most core functionality and DSP in low-cost FPGAs.
2009-01-29 The bad stuff impacting DDR timing budgets and ways to avoid 'em
Why bother with a DDR "PHY" when some SSTL I/O's with potentially a DLL or PLL slapped together with glue logic will do the trick of interfacing to an SDRAM?
2012-12-21 Testing EPC for precise LTE/4G billing structures
Through a full EPC evaluation using test tools for all mobile network elements from layer 2-7, service providers can meet the high demands of LTE while simultaneously making profits.
2006-04-20 Teranetics 10GbE chips run on X Architecture
Cadence and Teranetics have announced a design collaboration for the implementation of Teranetics'10GbE chips, the 10GBASE-T, using Cadence's X Architecture.
2005-09-26 Teradyne's single-ended connector touts highest density, speed
Teradyne has unveiled its new Ventura high-speed, high-density connector, which the company claims to be the fastest single-ended interconnect with the most signal pins per inch of any connector available today.
2005-02-08 Teradyne releases 2-pair GbX connector
Boosting bandwidth with increased flexibility are two key advantages of Teradyne Inc. Connection Systems Division's new GbX 2-pair connector.
2003-04-08 Tera Systems technology enhances IBM ASIC design flow
Tera Systems Inc. has announced that TeraForm RTL Silicon Virtual Prototype (SVP) has been integrated into the IBM Blue Logic MidRange ASIC design flow.
2004-07-12 Tensilica compiler automates RTL generation
Claiming to provide an increasingly attractive alternative to custom RTL blocks, Tensilica announced its Xtensa Processor Extension Synthesis Compiler.
2013-04-11 Temperature controller boasts 16 sensor input channels
MKS Instruments' MultiTherm 1000 temperature controller features 16 precision sensor input channels accepting RTDs and thermocouples, and provides 16 PWM output channels with built-in SSRs.
2003-03-07 Telairity, Icinergy find synergy
Telairity Corp. will use Icinergy's SoCarchitect as part of its recommended flow.
2015-07-22 Tearing down Hynix's high bandwidth memory
In this article, we explore the composition of Hynix's high bandwidth memory (HBM), which addresses bandwidth limitations with DDR4 type SDRAM and DDR5.
2006-07-01 Team effort for gateways
An "office-in-a-box" design that shipped recently for the small- and medium-business market leverages Freescale's PowerQuicc silicon, a GbE switch from Vitesse Semiconductor and software from Jungo Software Technologies.
2007-06-04 TCP/IP protocol stack targets embedded systems
eSOL has announced the release of its PrCONNECT/Pro TCP/IP protocol stack that offers a BSD socket interface.
2007-07-02 Tap capacitive sensor UI in next-gen CE devices
A more efficient and reliable alternative to resistive touchscreens is a thin, transparent, capacitive sensor touchscreen that embedded users can place over any viewable surface for input and navigation.
2015-04-30 Taking advantage of TSMC's 28HPC process
Here are five areas where designers can take advantage of this new process with logic library technology to optimise the performance, power and area of their system on chips.
2006-12-13 Synthesis tool meets complex CMP design rules
The new synthesis tool from Blaze DFM Inc. inserts dummy fill patterns into a design layout and is said to optimally meet complex CMP design rules without requiring complicated scripts.
2006-01-26 Synthesis tool combines advantages of flat, hierarchical design
It's one thing to design individual blocks for large systems-on-chip and another to tie them together into a working device. Sierra tackles the latter challenge with its Pinnacle Chip Assembly solution.
2004-08-12 Synthesis suite targets unconventional designs
FTL's Merlin is a tool suite that includes behavioral synthesis from VHDL or SystemVerilog; analog synthesis from VHDL-AMS or Verilog-AMS; and analysis and simulation.
2004-10-01 Synthesis suite targets unconventional designs
FTL Systems is quietly preparing a complete IC design solution, but this small, privately held company isn't about to go head-to-head against the big EDA vendors.
2009-08-17 Synterra deploys ECI's XDM-3000 MSPP
ECI Telecom said Russia operator Synterra is deploying its XDM-3000 multi-service provisioning platform.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top