Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > san

san Search results

?
?
total search1033 articles
2010-07-16 3D chip standard talks start at Semicon West
Participants of a Semicon West 2010 workshop took the first crack at outlining standards for 3D silicon chips to address design, yield and cost problems.
2014-03-20 28nm node at the final frontier of Moore's Law
Zvi Or-Bach of MonolithIC 3D emphasises the need to recognise that 28nm is actually the last node of Moore's Law and that dimensional scaling is no longer the path for cost scaling.
2008-08-11 1U servers achieve +90% power efficiency
Super Micro Computer Inc. claims the industry's first 1U chassis and servers with over 90 percent power efficiency.
2014-07-18 18,000 Microsoft employees lose jobs
Microsoft expects to incur pre-tax charges of $1.1 billion to $1.6 billion, including $800 million for severance and related benefit costs, and up to $800 million of asset-related charges.
2010-05-19 12W LED displaces 60W standard bulb
Royal Philips Electronics has unveiled its 12W EnduraLED light bulb, claimed to be the first LED replacement for a 60W incandescent light bulb.
2015-04-06 10 Apple acquisitions and their significance
Apple's long list of acquisitions over the past year provides both technology and talent that enable the company to expand and improve on its vast collection of products and services.
2011-04-18 'Smart' system CPUs to more than double by 2015
Smart systems will use over 12.5 billion processor cores in 2015, more than double the core consumption in 2010.
2004-03-19 'Over the top' routing boosts PCB speeds
A new approach to PCB routing can boost chip-to-chip interconnect speeds to 20Gbps, dramatically speeding system performance, according to Joe Fjelstad, founder of technology startup SiliconPipe.
2009-03-25 'First' functional Cortex-M0 to be revealed
NXP Semiconductors will demo what it claims is the first functional ARM Cortex-M0 silicon. The company plans to introduce in 2010 the Cortex-M0 processor-based LPC1100 series, which will target battery applications, e-metering, consumer peripherals, remote sensors and virtually all 16bit applications.
2006-11-16 'DFM too complex,' experts say
Speakers told the Bacus Photomask Technology Symposium that DFM technology is too complex and suggested the use of standardized layout elements, library cells or an "integrated" DFM methodology.
2014-11-26 $1.7B fund promises to boost China's semicon market
The fund raised by SummitView enables it to acquire semiconductor design companies and help them expand their market share in China by increasing sales, marketing activities, support and engineering.
2001-04-01 Hardware implementations of multi-rate digital filters
It is important to efficiently map interpolation and decimation functions into hardware. Here is a look at DSP, PLD, and ASIC implementations for multi-rate filters.
2007-12-17 Analyze simultaneous switching noise in PCBs
This article from Altera offers a systematic SSN overview with the focus on SSN caused by FPGA output buffers. A description of the causes of system-level SSO is presented and a hierarchical system-level SSO modeling methodology is proposed. A procedure for correlating the SSO models to frequency- and time-domain measurements is provided and several PCB design methodologies for minimizing SSO in PCBs are offered.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top