Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > shifted clock sampling

shifted clock sampling Search results

?
?
total search13 articles
2008-01-10 Using high-IF sampling ADCs beyond baseband frequencies
By going to a system architecture that takes advantage of the high IF abilities of today's ADCs, designers can reduce the number of components and, therefore, the physical size of the analog portion of the receive chain.
2011-09-05 Use spread spectrum clock generators for EMI reduction in digital systems (Part 2
Read about the types of spread (down, center, and up); and the precautions to be aware of when using a spread spectrum clock
2016-03-17 Achieve picosecond precision with FPGA techniques
When dealing with digital converters implemented on FPGA, you need to take important features into consideration to reach picosecond precision.
2010-12-10 Perform asynchronous oversampling in FPGA
Read about the Virtex-6 FPGA SelectIO technology that can perform 4X asynchronous oversampling at 1.25 Gb/s.
2015-03-12 Suppress jitter in Hall-effect sensor design
Find out how the signal path design influences the jitter performance of the output signal, and know the diverse design approaches taken to solve this problem.
2011-12-19 Signal chain basics: Understand spurious signals in high-speed ADCs
Learn the various approaches for tracking down spurious signals in high-speed analog-to-digital converter systems.
2013-02-12 PHY performance metrics for JESD204B transmitter
There are several metrics to be evaluated when assessing the performance of the PHY for a JESD204B transmitter.
2008-09-16 Jedec spec standardizes 8B/10B gains
IBM Corp.'s 8B/10B makes single transmission-line-pair communications possible at frequencies above 2GHz. Jedec specification JESD204 defines the protocol and electrical characteristics required to standardize the implementation of this coded interface for data converters, enabling a new generation of faster and more accurate serial ADCs.
2002-04-18 Intel cuts flash memory I/O to 1.8V
Intel Corp.'s Flash memory group has unveiled a two-pronged strategy to reduce the operating voltages of its non-volatile devices to 1.8V and churn out more advanced packages.
2012-09-20 Incorporating flexibility to 32bit MCU designs
Read about the implementations of standard 32bit MCU peripherals that provide needed capabilities, while also reducing BOM and simplifying the design.
2015-04-28 Exploring the failure analysis process
Determining the root cause of electronic system failures requires a disciplined and systematic analytical process, along with sophisticated tools for testing and visualizing the behaviours of sample devices.
2007-09-04 Control power and cost for multiple LEDs
TI's Brant Johnson discusses a power-efficient and cost-effective method for controlling multiple LEDs.
2006-03-01 Comms chip prepped for digital home apps
Network chipmakers see growing opportunities as consumer companies continue to build out pieces of the digital living room. The latest example is Ubicom Inc., which has upgraded its network processor and optimized it for a wide variety of high-speed, low-cost consumer systems.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top