Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > Simulations

Simulations What is analogue simulation? Search results

?
?
What is analogue simulation?
Modelling or simulation of an electronic circuit using representations of the actual circuit voltages, currents, and component values instead of simplified digital state representations.
total search522 articles
2011-05-19 cPacket offers free real-time timestamping solution
cPacket's new software will help data center operations, high-frequency trading platforms and application developers achieve real-time accurate timestamping in high-speed networks, at no cost.
2013-12-20 Coventor unveils 64bit MEMS design software
In addition to having the ability to export Verilog-A models, the software is designed to operate in parallel with Matlab and Virtuoso design software from Mathworks and Cadence Design Systems.
2004-05-10 Coventor MEMS toolset links to IC design
Coventor has released CoventorWare 2004, an updated version of its MEMS design software.
2010-04-21 Converged network fuses Ethernet, Infiniband
Taking a step forward in the race towards converged networks, a trade group announced a capability for layering Infiniband's low latency features on top of Ethernet.
2011-12-20 Consortium pushes FD-SOI tech
FD-SOI's ability to accommodate planar architectures presents much lower manufacturing risk than FinFET.
2008-11-21 Confab to highlight nanotech for bio
Advances in nanotechnologies for medicine and biology will be detailed at the December International Electron Devices Meeting in San Francisco.
2003-01-30 Companies test prototype wireless-sensor nets
Self-organizing wireless-sensor networks, a realization of the Pentagon's "smart-dust" concept, have reached the prototype stage worldwide.
2009-02-09 Coming soon: 25Gbit/s backplanes
Experts at a DesignCon panel agree that Ethernet will shift up to 40- and 100Gbit/s data rates using 10Gbit/s and eventually 25Gbit/s serial channels in as few as three years.
2004-03-16 Co-design strategies tame PC system bus
The design of high-speed buses is only possible through the use of the proper EDA tools and effective methods, such as DOE, to co-design the entire bus.
2014-07-22 Cloud provides chip design education to developing countries
SRC and SCI hope to grow a whole new crop of qualified SoC design engineers in developing countries worldwide by deploying EDA hardware and software in a private cloud.
2011-09-02 Cloud platform to leverage "big data"
Fujitsu is developing a cloud platform, tentatively named the Convergence Services Platform, that will leverage "big data."
2013-02-13 Circuit simulator eases memory design verification
The FineSim from Synopsys combines FastSPICE and SPICE simulation in a single executable, enabling designers to seamlessly switch between FastSPICE and SPICE simulation with no netlist reformatting.
2007-02-01 Circuit designer takes control over LOD parameters
The circuit designer would like circuit simulation to match post-layout simulation as closely as possible to avoid changes necessitated by differences in device operation between the schematic and layout.
2007-08-06 Choosing, designing the best filter for an effective DAQ system
Filters are very necessary and unavoidable "evil" of the signal path thus, designers must understand their options when making the filter decisions.
2013-09-10 Choosing the right RTOS scheduling algorithms
Learn how to do away with the need for a full RTOS implementation by using a hardware/software system modelling tool to build a dedicated scheduler.
2002-10-02 Choosing an IP core
IP cores allow design teams to rapidly create large SoC designs by integrating pre-made blocks that do not require any design work or verification.
2003-08-21 ChipMD offers yield enhancement tool
Claiming yield improvements up to 30 percent, startup ChipMD has rolled out its deterministic yield optimization tool called DesignMD.
2014-07-21 China, South Korea fire up 5G work in Asia
The two countries have set up industrial research initiatives dedicated to developing a 5G standard. Such efforts have driven the formation of regional alliances, which are now reaching out to collaborate with Europe's 5GPPP.
2002-02-22 CH2M Hill regroups to manage carrier data nets
Global project engineering firm CH2M Hill Inc. has expanded its Communications Group into full service operation that can take over the management and operation of a carrier's public data networks.
2003-02-18 CFDRC licenses Simmetrix simulation modeling suite
CFD Research Corp. has licensed several modules of Simmetrix Inc.'s simulation modeling suite.
2007-04-30 Cell-powered mainframes to create virtual world apps
IBM announced a cross-company project to integrate the Cell Broadband Engine in its mainframe to create a hybrid designed to handle a new generation of "virtual world" applications, such as the 3D Internet.
2014-02-19 Carbon, FePt enhance device storage performance
An A*STAR research examines the properties of ironCplatinum (FePt) nanocrystals for use in ultra high-density magnetic recording media.
2014-12-04 Calypto intros high-level synthesis tech to speed up design
The Catapult 8 with the configurable hierarchical design architecture is built on a completely revised architecture that expedites design and verification closure, pushing widespread adoption of HLS.
2006-10-30 Cadence, Source III partner for improved test validation
Cadence Design Systems Inc. and Source III Inc. entered a collaboration to enable improved test validation and faster test conversion for enhanced chip quality.
2006-09-01 Cadence, Mentor spar in high-speed realm
The EDA rivals find themselves at odds as the quest for a single simulation approach suitable for high-speed designs continues.
2014-01-15 Cadence unveils Incisive 13.2 for SoC verification
The Incisive 13.2 platform from Cadence Design Systems offers features two new engines and additional automation features to speed SoC verification closure.
2013-09-05 Building interrupt responses into embedded SoC
Achieve significant savings in iterative coding, analysis, and debugging time for individual interrupt cases.
2014-09-18 Bug hunting SoC for full functional coverage closure
In this article, we discuss how to use constrained random verification to uncover bugs that are difficult to find using traditional directed verification.
2014-10-17 Boost thermal management of electronic systems
Find out how accurate compact thermal models of three-die power packages can be used to improve the thermal management of electronic systems.
2007-07-16 Bluetooth, Wi-Fi: No brawl over 2.4GHz
Bluetooth and Wi-Fi attach rates are growing rapidly, but a problem is brewing with the rapid adoption of both technologies: 802.11g and Bluetooth share the same, 2.4GHz unlicensed spectrumopening the door to interference that can compromise performance.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top