Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > standard-cell

standard-cell Search results

?
?
total search265 articles
2004-07-01 Pulsic releases layout tool for analog RF design
Pulsic released a layout tool targeted specifically at analog RF designs and has introduced a new version of its Lyric Physical Design Framework.
2008-04-21 Production-ready processor core for FPGAs rolls
Tensilica has announced that its Diamond Standard 106Micro processor core is now available for FPGA design.
2003-10-09 Process tool promises yield optimization
PDF Solutions Inc. is expanding into EDA with a tool that claims to improve designs for optimum yield during the physical-synthesis stage.
2003-12-01 Process tool promises yield optimization
PDF Solutions is expanding into EDA with a tool that claims to improve designs for optimum yield during the physical-synthesis step in the digital IC design process.
2011-09-19 Power Silicon's SoC design earns patent win
Open-Silicon has earned a patent win for its low power ASIC design process through design-specific library augmentation.
2014-09-19 Power routing concerns in analogue design
Automated analogue routing presents more challenges compared with digital power distribution. However, with new techniques, automation is possible, and the goal of speedier design iterations can be achieved.
2005-05-11 Power network sign-off bridges transistor, gate levels
Claiming a new "hybrid" capability for voltage drop and electromigration sign-off, Synopsys will announce PrimeRail, a combination static and dynamic IC analysis tool that spans the transistor and gate levels.
2009-03-19 Power management for optimal design
This article describes a holistic approach for managing and optimizing the power in a design. Effective power management involves proper understanding the application of a chip, technology selection, design techniques and methodology.
2005-01-25 Platform enables designers to anticipate power requirements at start of design cycle
Faraday introduced its PowerSlash IP family and design platform that enables designers to anticipate low power design requirements at the beginning of the design cycle.
2010-10-25 Place and route system increases design variability
Nvidia Corp. has licensed the Olympus SoC place and route system of Mentor Graphics for its high performance graphics processors.
2009-08-04 Physical IP libraries deliver energy-efficient MCUs
ARM is offering ultralow-power Physical IP libraries designed to drive the next generation of energy-efficient microcontroller devices.
2002-04-02 PDF asks software to improve chip yields
Taking its semiconductor yield enhancement technology into the chip design world, PDF Solutions Inc. has rolled out Design-Based Yield Improvement, a services and software offering aimed at fabless semiconductor providers.
2002-03-06 Parvus CDMA board provides space for PC/104 cellular modem
Designed to carry a PC/104 cellular modem, the company's CDMA carrier board enables users to access data via fixed, mobile or wireless computing devices.
2004-06-01 Optimizer vows custom speed for standard blocks
Startup Zenasis Technologies says its cell-based timing-optimization tool can analyze blocks of up to 600Kgates.
2010-02-22 Open-Silicon, Virage offer low-power design solutions
Open-Silicon Inc. and Virage Logic are teaming up to provide comprehensive design solutions including access to Virage's extensive physical and advanced interface intellectual property portfolio.
2005-01-20 On Semiconductor licenses Pulsic physical design framework
EDA company Pulsic Ltd has licensed its Lyric physical design framework to ON Semiconductor, a provider of data and power management semiconductors.
2003-01-15 New RFIC design company launched
A team of engineers formerly with IBM Microelectronics' Wireless Division have formed a new radio and analog IC design company, Tahoe RF Semiconductor Inc.
2003-01-07 New markets drive demand for programmable logic
The programmable logic industry, like other segments of the semiconductor business, experienced a dramatic slowdown in sales in recent years.
2011-05-17 NAND Flash controller supports ONFI 3
Arasan Chip Systems has released NAND Flash Controllers supporting the newest Open NAND Flash Interface (ONFI) 3.0 specification.
2007-07-16 Multivoltage verification solution eases low-power design
MaVeric is a comprehensive multivoltage verification solution that hopes to ease designers' struggles with low-power designs that require the verification of multiple voltage "islands."
2013-04-22 MIT researchers successfully demo barrier-busting technique
The principle behind the barrier-busting technique has been known theoretically since the 1960s but it was a somewhat obscure idea that nobody had succeeded in putting into practiceuntil now.
2005-09-30 MIPS32 core based computing subsystem is available for SoCs
K-Micro has launched its MIPS32 24Kf core-based computing subsystem, called Topaz, for integration into SoCs
2005-07-26 MIPS-like Godson could raise IP issues, says In-Stat
The Chinese 64-bit processor known as Godson-2, or Dragon, follows an unauthorized, unlicensed variation of the MIPS architecture, perhaps creating an intellectual property (IP) controversy between the U.S. and China, according to market research company In-Stat.
2004-07-15 MIPS hard IP cores help reduce design time
MIPS Technologies announced that it now offers hard IP cores.
2009-11-17 MicroSD card brings extreme gaming into handsets
When embedded in a microSD card, the FXI die can turn slot-enabled, hand-held devices into high-end console gaming platforms.
2001-05-01 Mentor CEO argues FPGAs will drive platforms
This article describes how FPGA platforms will innovate designs and how engineers can make the most out of it.
2008-06-03 Maskless tools to boost ASIC throughputs
E-Shuttle Inc. is set to improve its direct-write e-beam capabilities and explore the future use of next-generation maskless tools from Mapper Lithography NV and other startups in the arena, making e-beam tools a probative technology in mainstream production fabs.
2015-01-14 MagnaChip offers 0.18um automotive process technology
The 0.18um process technology aims at automotive semiconductor applications. It enables operation at high temperatures and complies with AEC-Q100 specification.
2006-09-12 Magma, SMIC partner on 90nm ref flow
Magma Design Automation and SMIC announced the availability of an advanced IC implementation reference flow for SMIC's 90nm low-power process.
2005-04-15 Magma, ARM announce low-power implementation for SoC designs
Magma Design Automation and ARM have introduced a combined solution that the companies say enables system-on-chip (SoC) designers to create a single integrated implementation that reduces power consumption when the SoC is in asynchronous mode but maintains performance when operating synchronously.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top