Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > tharas systems

tharas systems Search results

?
?
total search13 articles
2003-07-09 Toshiba uses Tharas devices on verification flow
Toshiba Corp. has selected Tharas Systems' Hammer systems and the Hammer Accelerator Farm to be deployed into its DFT verification flow.
2004-05-13 Tharas spins new accelerator box
Tharas' new version of its hardware accelerator compiles Verilog, VHDL or mixed-language designs at rates of 20 to 50 million register-transfer-level equivalent gates per hour
2003-01-08 Tharas signs ICON Design as distributor in India
Tharas Systems Inc. has named ICON Design Automation Pvt. Ltd as its distributor in India.
2003-02-04 Tharas offers 'farm' accelerator license
The company has released a licensing option that allows fuller utilization of its Hammer simulation accelerators.
2005-01-25 Tharas announces support for Verilog 4-state logic simulation
Tharas Systems announced its support for Verilog 4-state logic simulation in its Hammer 100.
2003-12-24 Synopsys invests in accelerator provider Tharas
Synopsys Inc. has joined with NeoCarta Ventures to provide $4 million in venture funding for Tharas Systems, a provider of simulation accelerators. Tharas provides Hammer, a mixed-language acceleration solution that promises fast compilation and run times.
2003-06-05 Matsushita unit uses Tharas system for IC verification
Panasonic System Solutions Co., a division of Matsushita Electric Ind. Co. Ltd, has adopted Tharas Systems Inc.'s Hammer to enhance its verification flow.
2003-03-10 Ikanos selects Tharas tool for chip verification flow
Broadband access vendor Ikanos Communications Inc. has incorporated Tharas Systems Inc.'s Hammer into its functional verification flow.
2002-03-13 Vendors join push for assertion standards
The strongest effort yet to forge a standard assertion language for IC verification will unfold at the International HDL Conference this week, as Co-Design Automation and Real Intent announce the donation of the Superlog Design Assertion Subset to the Accellera standards body.
2003-05-26 New EDA consortium promotes assertion language
Seeking to accelerate the adoption of the PSL, 13 EDA companies have joined together with two user companies to form the PSL/Sugar Consortium.
2007-01-15 Mentor, EVE settle infringement suit
Mentor Graphics Corp. and emulation provider EVE Corp. have settled a previously unpublicized patent infringement lawsuit, disclosed the two companies.
2007-01-24 Emulator handles 100 million gates at 20MHz
EVE SA has developed what it touts as the largest and fastest IC emulation product to date. ZeBu-XXL handles up to 100 million gates at up to 20MHz, and it supports both hardware and software verification.
2012-07-12 Employ emulation to debug software and hardware at the same time
Here's a guide to using an emulator to ensure the system is truly ready to be committed to silicon.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top