Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > timing signal

timing signal Search results

?
?
total search875 articles
2002-04-09 Tektronix logic analyzer measures via a connectorless probe
The TLA7Axx series of SiGe logic analyzer from Tektronix Inc. performs analog and digital measurements through a single, connectorless probe, eliminating the need to install multiple permanent connectors on circuit boards to probe the system.
2007-12-17 SI solution provides multimode/corner capability for 65/45nm
Mentor Graphics has released a new technology in its Olympus-SoC place and route product that accelerates SI closure and improves the reliability of manufactured silicon.
2002-06-19 ADI 12-bit ADC encodes 210MSa/s
The AD9430BSV-210 12-bit ADC from Analog Devices Inc. is capable of encoding at 210MSa/s and is claimed by the company to be 1.5 times faster than similar ADCs.
2003-03-11 A Suggested Interface Between the Parallel Interface Unit (PIU) of the StarPro 2000 DSP and the Local Bus of a Motorola MPC8260 PowerQUICC II Microcontroller.
This application note describes the electrical connections between devices and provides the timing diagrams of the interface between PIU and the Motorola MPC8260 PowerQUIC II Microcontroller
2008-04-14 MEMS markets up for major boom
According to Wicht Technologie Consulting, the current $2.5-million market for MEMS oscillators will grow to $140 million by 2012, and thereafter MEMS oscillators could also begin penetrating the $1-billion market for mobile handset timing chips
2005-04-14 Wireless PHY test software works in LabVIEW
SeaSolve Software's test suite is tightly coupled with existingand provensignal analyzer and signal generator hardware
2006-02-02 Wideband RF development platform records and plays back
Pentek's new development platforms are for realtime wideband data acquisition, signal processing and recording
2012-01-17 Webcam controller ICs boast 3D, gesture control
The eSP768 and eSP868 chips feature image signal processors, USB 2.0 interface with an image compression engine and four built-in LDOs
2004-02-02 Vectorless test: Best bet for high-speed I/O
An approach called vectorless test is emerging that offers the best of both approaches: the cost effectiveness of on-chip I/O BIST combined with ATE-based signal integrity measurements
2005-12-06 USB box works as general-purpose hardware resource
Byte Paradigm's new GP-22050 BASE plug-and-play box can operate either as a bi-directional instrument or as a single-direction device. Each pin or signal can be individually defined as an input, an output or as a bi-directional line
2004-06-07 TSMC Reference Flow 5.0 includes Optimal tools
TSMC's Reference Flow 5.0 addresses two nanometer integrity issues that are observed at both the IC and package design levels - power closure and timing closure
2008-05-29 Trimble upgrades surface mount GPS receiver
Trimble has introduced the Copernicus II GPS receiver, a thumbnail-sized, surface-mount, high sensitivity module that features major advancements in signal tracking
2008-10-08 The timer array unit of the 78K0R microcontrollers
The 78K0R 16bit MCU family introduces a new timer structure for the classical timing applications. The timer array unit is composed of eight 16bit timers
2002-11-08 Synthesis-friendly RTL called key to first-pass design
To achieve first-pass timing closure on complex ASICs, designers must ensure their chip architecture design and RTL design are physical synthesis-friendly
2004-04-30 Synopsys keynoter cites crosstalk, power challenges
Crosstalk and power are extremely difficult problems to solve, and will require significant changes to the existing chip design flow, according to Li-Pen Yuan, R&D director for extraction and signal integrity at Synopsys
2012-12-07 Synchroniser with programmable MTBF capabilities
Here's a high frequency synchroniser circuit with programmable mean-time-between-failure capabilities well suited for high frequency clock gating and input signal synchronisation applications
2008-03-17 Succeed at 65nm design
A true DFM-aware environment accounts for process variability and lithographic effects in the context of timing, power, noise and yield at every stage of the flow. This begins with the characterization of the cell library, continues through implementation, analysis and optimization, and ends with sign-off verification
2008-11-17 Smart lamp ballast IC eyes fluorescent lamps
Infineon Technologies AG launched its next-generation lamp ballast controller that features intelligent digital/mixed signal power control
2009-04-23 Sign-off flow to speed up product dev't
Taiwan Semiconductor Manufacturing Co. Ltd has rolled out a mixed-signal/RF design kit and a foundry-specific integrated sign-off flow designed to accelerate product development process
2005-04-01 Semtech chip with low propagation delay dispersions
A low power, four channel BiCMOS pin electronics IC designed to bring high-end features to low-cost logic, memory or mixed signal ATE systems was unveiled by Semtech
2005-01-18 Reconfigurable analyzers tout high-speed dual-channel sampling
Acqiris now offers dual- and single-channel 6U-sized CompactPCI high-speed analyzers that capture and perform synchronous dual- and single-channel real-time signal processing at rates of up to 2GS/s
2008-02-29 Pre-zero crossing detector improves automotive relay performance
This paper discusses a method of developing a signal that will close, or open, a relay so that the contacts close, or open, when the ring generator's ring signal is at zero potential
2004-03-10 PMC-Sierra offers CLK products for MIPS-based MPUs
The steady increase of microprocessor performance has driven up operating frequencies in clock management products, causing a breakdown of conventional timing technology
2007-12-13 PLL-based clock generators create ultralow jitter
ON Semiconductor has launched PLL-based devices for creating ultralow-jitter quality clocks that improve timing accuracy, increase design flexibility and lower cost for PCIe, Ethernet and FB DIMM applications
2008-10-16 Parallel tech simplifies system analysis, task execution
Mentor Graphics Corp. has launched a new task-oriented parallelism technology in the company's Olympus-SoC place-and-route system that provides timing analysis and optimization tasks to run in parallel
2008-09-10 Oscillators provide widest RF to consumer apps
With an objective to replace crystal oscillators, Silicon Laboratories Inc. has ventured into the consumer timing market with the release of the Si500 silicon oscillators
2003-11-03 NI PXI chassis suits high channel-count test apps
Engineers can use National Instruments' software-configurable 18-slot PXI chassis to programmatically configure timing and synchronization signals between modular instruments
2004-03-09 NI digital I/Os, timer boards suit automotive apps
National Instruments' three channel-to-channel isolated digital I/O and timing devices deliver advanced capabilities
2006-08-21 Multifunction DAQ devices offer increased accuracy
NI said its 12 new isolated multifunction DAQ devices combine the safety of isolation and the timing, amplification and calibration technologies of existing M Series DAQ devices for increased accuracy
2008-03-17 MEMS face quartz-crystal giants
MEMS represent the final frontier in microminiaturization-downsizing this necessary mechanical reference signal from the millimeter scale of quartz-crystals to the nanoscale of ICs
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top