Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > tool interoperability

tool interoperability Search results

?
?
total search163 articles
2011-12-07 Layout software speeds up chip finishing
SpringSoft's Laker Blitz chip-level layout editor claims to load and export GDSII data files 5-20 times faster than conventional layout tools.
2013-03-15 Issues in using 3rd party IP in ASIC/SoC design
Know some of the common challenges in integrating and using 3rd party IPs in today's high-end ASIC/SoCs.
2008-06-18 IPL Alliance's 'interoperable' ref flow puts pressure on Cadence
The analog EDA market is suddenly generating a buzz, as a number of forces unite to advance the technology and threaten Cadence's stranglehold. Ciranova, Magma, Synopsys and TSMC are among the members of the IPL alliance with tools to compete with Cadence.
2008-09-30 Intel, Chartered criticize chip IP industry
The semiconductor intellectual property (IP) industry has been the virtual and ongoing punching bag in the IC business.
2005-10-21 Intel Wi-Fi solution to support Cisco
Intel Corp. has announced it would support the latest version of Cisco Compatible Extensions in Intel's next-generation Wi-Fi solution, ensuring enterprises that Intel-based devices have been designed to interoperate with Cisco Wi-Fi access points.
2002-12-02 Inovys' Ocelot leads parade of SoC, board testers at ITC
= Innovative SoC tests were the star at the recent ITC and Inovys' Ocelot was able to tie-up with companies like Mentor Graphics, Synopsys Inc., and Q-star.
2006-06-01 IEEE standardizes 'e' language
The IEEE has put its stamp of approval on Cadence Design Systems Inc.'s "e" verification language, making it an open standard that anyone can use or support.
2008-02-04 IBM seeks standard to link chip models with tools
An IBM executive has called for standards to link chip models with simulation tools in an effort to lower design costs and shorten time-to-market.
2004-05-04 I-Tech storage tester conform to industry standards
I-Tech is rolling out its 4010 SANmark Test Suite, the second and final test suite in the company's 4000 Series of testers.
2013-04-11 How to accelerate memory characterisation
A new dynamic partitioning methodology addresses the limitations of existing approaches and enables the capacity and throughput requirements for characterisation of multi-million-bit memory cells.
2007-02-01 High-speed interconnects reshape board
A handful of high-speed interconnects are driving changes in how designers handle fast signals. The Scalable System Packet Interface from the Optical Internetworking Forum aims to carry data at 6Gbps and up between chips or boards in a communications system.
2004-08-02 Hifn, Intoto integrate security processors
Hifn has partnered with Intoto to develop a software package that utilizes Intoto's iGateway IPsec IKE platform for automatic key management and authentication.
2007-02-05 Hard drive wirelessly connects to cellphones
Seagate announced a new portable hard drive on Wednesday that connects wirelessly to your mobile phone via Bluetooth and Wi-Fi.
2010-01-05 Grand challenges to to niggling nettles in 2010
EE Times editors list nettlesome issues they'd most like to see electronics engineers sort out next year ranging from grand challenges of engineering to niggling nettles of consumer gadgetry.
2008-07-21 Forum adopts protocol for large-scale femtocell deployments
The Femto Forum has announced that it will implement the Broadband Forum's TR-069 CPE WAN Management Protocol, a worldwide standard for real-time management of customer premises equipment, as the basis for the management protocol for femtocells.
2007-05-14 Establishing mobile security
Every company in the mobile technology community should start considering how to proceed to take advantage of the MTM specification and to implement improved security in their next-generation products.
2014-02-13 Energy design through unified hardware abstraction
Learn how to achieve energy-efficient solutions through optimal alignment across the pre- and post-silicon phases of energy optimisation supported by unified design flows, abstractions and formats.
2003-09-12 EDA users call for 64-bit Opteron support
A number of EDA users would like to run 64-bit apps on AMD Opteron servers, but are frustrated by the lack of EDA vendor support.
2007-10-15 DSL Forum reports global IPTV, DSL adoption
The number of people using IPTV services increased by 179 percent in the 12 months prior June 30, while DSL continues to dominate broadband access technologies with 66 percent of subscribers using this to access the Internet, according to DSL Forum.
2005-10-12 DLNA and UPnP will enable easy home video networks
A 'Rosetta Stone' for multimedia babble
2013-03-27 DfX reference tweaked to decrease product dev't time
Aster Technologies has recently updated their TestWay reference in Design for Excellence by applying an integrated workflow from the design through to product delivery.
2014-02-11 Developing IoT for industrial control (Part 2)
Here's a look at the Izot Internet of Things framework.
2008-07-22 DesignWare SATA IP solution rolls for disk drives
Synopsys Inc. announced the availability of the DesignWare SATA Device IP, for use in applications such as solid-state drives, HDDs and optical disk drives.
2012-11-02 Designing Z-Wave devices
Read about the development process and the tools available to design and test Z-Wave compatible devices.
2011-05-04 Design software supports UVM
SpringSoft has announced complete support for UVM with its Verdi Automated Debug System that enables UVM code and enhanced transaction-level analysis to ease debug of SystemVerilog testbenches.
2006-06-01 Deal with challenges in multicore
The introduction of mainstream dual-core processors indicates a major shift in the shape of all computing platforms.
2007-08-02 Complete USB 2.0 device controller rolls
Altera has expanded its IP portfolio with the introduction of a complete USB 2.0 Hi-/Full-Speed Device Controller solution from System Level Solutions.
2005-06-21 Chipcon, Figure 8 present ZigBee in Z-Gate reference design
Power RF chipset firm Chipcon AS and Figure 8 Wireless, a provider of ZigBee ready software and firmware have demonstrated a version of its Z-Gate reference design.
2008-07-21 Chip industry preps for 'More than Moore' era
Chip and semiconductor equipment makers are at a crossroads as they face an era that might be called "More than Moore."
2011-08-31 Calypto acquires Catapult C for better integrated ESL flow
Aiming to get all as many pieces of an integrated ESL design flow together, Calypto said it has acquired, in a yet undisclosed terms, Catapult C Synthesis from Mentor.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top