Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > tool

tool Search results

?
?
total search4801 articles
2003-03-12 Spreadsheet tool generates HDL interfaces
The MatrixHDL tool allows users to enter interface descriptions and automatically generate VHDL or Verilog.
2008-04-25 Spice tool addresses chip design bottleneck
At its 2008 Technology Symposium, TSMC moved to address a bottleneck in chip design: simulation.
2005-08-01 Spice simulation tool adds support for latest BSIM models
Tanner EDA released a new version of the company's T-Spice analog circuit simulation platform, including support for the latest Berkeley BSIM models up to version 4.4.0.
2015-03-18 Speed up VDK dev't using Synopsys Virtualizer tool
The latest features in the Virtualizer tool enable virtual prototyping teams to create VDKs faster and with higher performance compared to using build-your-own SystemC-based modeling efforts.
2006-02-03 Software tool targets U.S. contractors
IBM is promoting a software initiative designed to help systems engineers manage their development environments and comply with industry regulations.
2008-12-11 Software tool provides design support for FPGAs
Actel Corp. has announced the availability of Libero Integrated Design Environment (IDE) ver 8.5. This suite of software design tools extends support for the recently announced nano versions of Actel's IGLOO and ProASIC3 FPGAs.
2011-07-19 Software tool expedites measurement data analysis
NI's NI DIAdem 2011 software is designed to improve efficiency in locating, inspecting, analyzing and reporting on measurement data.
2010-05-10 Software tool eases timing solution customization
Cypress Semiconductor Corp. has released the CyClockWizard 1.0 free software tool for selection and customization of the company's programmable timing solutions.
2007-11-07 Software tool boosts quad-core CPU performance
RapidMind Inc. has launched the first version of its multicore software development tool to support x86 processors
2009-03-02 Software tool accelerates ECU efficiency
TTTech Automotive (Vienna) has announced a software tool to validate the consistency of Autosar components in electronic control units (ECUs). TTX-Autoverify increases the engineering efficiency during system integration, thus helping shorten time-to-market and costs.
2012-04-04 Software dev't tool for ARM big.LITTLE processing
Synopsys' Virtualizer Development Kit contains multiple reference designs, analysis and debug software tools for the Cortex-A15 MPCore processor.
2005-08-19 Soaring tool costs to delay 450mm fabs
Soaring IC-equipment development costs could push out the appearance of next-generation 450mm wafer fabs to between 2020 and 2025a delay of more than a decade from its current schedule, warned an analyst at VLSI Research Inc
2005-08-22 Soaring tool costs to delay 450mm fabs
Soaring IC-equipment development costs could push out the appearance of next-generation 450mm wafer fabs to between 2020 and 2025 ? a delay of more than a decade from its current schedule, warned an analyst at VLSI Research Inc
2003-01-17 SMIC installs Numerical simulation tool in Shanghai fab
Semiconductor Mfg Int. Corp. (SMIC) has selected Numerical Technologies Inc.'s Virtual Stepper simulation-based mask qualification products to be deployed at SMIC's Shanghai manufacturing plant.
2006-01-11 SMIC adopts Mentor simulation tool
Semiconductor Mfg Int. Corp. has adopted Mentor Graphics' Eldo simulation tool as an internal SPICE simulator for analog circuits.
2008-11-24 Slowdown hits Japan fab-tool market, too
Japanese-based semiconductor equipment manufacturers posted a book-to-bill ratio of 0.81 in October, down from 0.95 in September, according to the Semiconductor Equipment Association of Japan.
2007-01-29 SiP lacks EDA tool support
System-in-package (SiP) may be an increasingly attractive alternative to SoCs, but EDA tool support is sorely lacking.
2008-10-24 Simulation tool upgrades multicore architectures
Gemini Design Automation, an EDA start-up, has released its simulation technology with an objective of finding solutions to the challenge of verifying complex analog and mixed-signal designs.
2011-06-08 Simulation tool offers Xilinx FPGA verification
MathWorks announced the availability of its EDA Simulator Link 3.3 with new FPGA-in-the-loop capabilities for Xilinx FPGA development boards to help engineers verify their designs at hardware speeds.
2009-08-10 Simulation tool goes online
Fairchild Semiconductor has released a Web-based simulation tool to help designers of portable applications to quickly and accurately assess the performance of advanced load switches in actual application circuits.
2003-02-19 Silterra standardizes on Mentor verification tool
Silterra Malaysia Sdn. Bhd has selected Mentor Graphics Corp.'s Calibre product as its internal standard for design rule checking, layout versus schematic, and optical and process correction functionalities.
2002-08-14 Silicon Metrics tool designs, models I/O
Silicon Metrics Corp. has released a tool that helps characterize, model, and verify the electrical spec compliance of a design's I/O.
2003-03-07 Silicon Metrics adds signal integrity tool
Silicon Metrics has added to its library development suite a new tool that performs signal integrity noise characterization.
2007-01-26 Silicon Image picks Agilent's tool for HDMI test
Silicon Image Inc. has adopted Agilent Technologies Inc.'s equipment for HDMI CTS 1.3a source and sink compliance testing and characterization in its HDMI Authorized Test Center.
2013-06-12 SilabTech uses Mentor Graphics' tool flow for 28nm PHY
SilabTech has achieved first silicon success for their latest 28nm high-speed, mixed-signal PHY IPs using Mentor Graphics' Pyxis, Eldo, and Calibre tools.
2007-05-01 Sigrity tool automates decap selection
Sigrity Inc. claims a breakthrough with its tool that helps automate the selection and placement of decoupling capacitors.
2004-06-03 Siemens adopts Mentor Catapult C synthesis tool
Mentor Graphics Corp. announced that Siemens Information and Communications Networks has reduced C source to register transfer level (RTL) implementation time by 50 percent on a strategic project using their latest Catapult C synthesis tool.
2002-11-08 Sharp, Mentor Graphics to co-develop optimization tool
Sharp Corp. and Mentor Graphics Corp. have agreed to jointly develop a next-generation co-verification and design optimization tool that will make it possible to dramatically shorten the time required for design of large-scale, highly integrated system LSIs.
2004-03-29 Shanghai ICC picks out Aldec as EDA tool provider
Aldec Inc., provider of mixed-language simulation and advanced design tools for ASIC and FPGA devices, has been selected as the recommended verification solution source at the Shanghai IC Center (Shanghai ICC) in China.
2004-03-24 SEZ receives wafer tool order from DongbuAnam
SEZ Group has received a follow-on order from wafer foundry DongbuAnam Semiconductor.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top