Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > tooling design

tooling design Search results

?
?
total search116 articles
2003-01-09 PTI uses Moldflow software for tooling, mold simulations
Polymer Technologies Inc. has selected the Moldflow Plastics Insight software to analyze a sophisticated part made out of a nickel-based super alloy for an aerospace manufacturer using a Metal Injection Molding Process.
2014-12-12 Why you should care about Design-to-Cost
Your design process should include Design-to-Cost. With a committed team and the right tools, you can reduce product costs and improve your competitive position
2004-12-08 Three firms join Chartered design alliance program
Chartered Semiconductor Mfg has added Dai Nippon Printing Co. Ltd (DNP), IBM Engineering & Technology Services (E&TS) and Socle Technology Corp. into its design service alliances program
2002-11-26 Risks of customer-owned tooling send designers to ASICs
Like do-it-yourselfers who wished they had called the plumber or electrician instead of botching a home repair, chip makers seem to be having second thoughts about customer-owned tooling
2003-09-16 Register-transfer level design handoff is ready
Shrinking process nodes and tightened purse strings have made the venerable "gate-level design sign-off" unacceptable
2009-06-19 Opinion: Welcome back design innovation
Altium's Irwin: Tooling up is no longer an issue, design options expand, and the potential to explore new technology is now wide open.
2014-03-27 Lean NPI solution automates PCB design and manufacturing
The Mentor Graphics Valor NPI software product helps NPI engineers prepare and validate product models according to the manufacturer's rule-set in the engineer's native design tool
2013-07-23 Lattice rolls out 3-step solution for 3D product design
Lattice Technology's upgraded solution set solution uses the XVL, an advanced 3D data format that is typically one half of one per cent of the native CAD model size, while still maintaining accuracy.
2006-04-17 IC design flow integrated
Synopsys offers its customers the Pilot Design Environment, an integrated RTL-to-GDSII design system tailored to each customer's design infrastructure
2002-06-06 IBM Micro cuts 1,500 workers, adds design division
In a restructuring intended to create a counterweight to Asia's fast-growing foundries, IBM's Microelectronics Division announced June 4 a major push into the high-end foundry business, and said it would lay off 1,500 engineers and technicians from its older manufacturing operations.
2007-08-30 Display system solution halves design cycle time
Solomon Systech's display system solution promises to shorten the end-product design cycle time by 50 percent and speed up time-to-market
2011-10-27 Design service revives obsolete LNAs
JurASIC Parts Program brings analog ICs back into production for older commercial and military applications.
2008-03-06 Cisco ups ante in networking ASIC design
Cisco Systems has debuted a router that packs on a custom 40-core processor a wide variety of networking services, leapfrogging competition in the $5-billion edge router market and taking to a new level Cisco's work on ASICs for networking systems.
2002-04-24 Cadence unveils latest products for 0.13?m IC design
In a bid to tackle the emerging challenges caused by increasing complexity of IC design and the advance of process technologies, Cadence Design System Inc. has introduced two new products for 0.13?m and beyond IC design. CadenceR SoC Encounter and Cadence First EncounterR Ultra integrate the Cadence SP&R (synthesis/place-and-route) solution with new advanced capabilities and technology from Silicon Perspective Corp. (SPC), which was acquired by Cadence last year
2004-01-07 Cadence acquires process migration provider Q Design
Moving to expand its custom layout capabilities, Cadence Design Systems will announce its acquisition of Q Design Automation
2009-12-02 3G phone springs from 2G design overhaul
Released in Q1 08, Samsung's SGH-J750 tells a less-fleeting tale of OEM sourcing decisions, ASIC development strategies and foot-in-the-door approaches behind the cellphone market.
2005-05-04 Cable assemblies available in standard, semi-custom design
MiniMate (MMSD series) with wire gauges from 20AWG to 30AWG and PowerMate (IPBD series) with wire gauges from 16AWG to 24AWG are now available as standard cable assemblies from Samtec.
2006-08-21 CAD platform cuts processing time, eliminates errors
DEK said its new refined CAD system reduces processing time and eliminates design mistakes for higher quality tooling at a guaranteed faster turnaround.
2002-03-14 Verification gets no respect, panel says
Verification gets no respect, according to participants in a "value of verification" panel at the International HDL Conference.
2015-08-20 Using DRC for SERDES PCB layouts
In order to be sure that SERDES bus traces on a routed printed circuit board are error free, you may use an automated design rule checker, which makes such tasks easier
2005-07-15 Synopsys announces support for Oasis file transfer format
Synopsys Inc. said that its Galaxy design platform and design-for-manufacturing (DFM) tool suite support the entire Open Artwork System Interchange Standard (Oasis) file transfer format with all current production releases
2008-05-01 SoCs wrestle with schedule delays
No prudent chip company would admit as much to customers, but the unspoken truth in today's complex world of SoC design is that most ICs will neither be developed nor delivered on time
2009-03-24 Process variability gets a second chance
Mentor Graphics Corp. has a new message: process variability is not all bad. In fact, it could be considered a competitive advantage if properly dealt with, according to executives at the firm.
2002-04-02 PDF asks software to improve chip yields
Taking its semiconductor yield enhancement technology into the chip design world, PDF Solutions Inc. has rolled out Design-Based Yield Improvement, a services and software offering aimed at fabless semiconductor providers
2004-12-01 Oasis file format support rises as translators roll
Is it time to say goodbye to GDSII now that the Oasis file format is gaining more support from leading EDA tool vendors?
2007-09-05 NEC ups 32bit ARM processor core performance
NEC Electronics has unveiled two 32bit ARM processor cores that can be used with its SoC design methodology to develop high-speed products for networking, wireless and automotive systems
2002-12-11 Nassda aims Critic timing technology at ASICs
Extending its fast circuit-simulation technology into digital design, Nassda Corp. has claimed a breakthrough with a transistor-level, full-chip, dynamic timing analyzer
2007-12-17 IMEC's 'Apollo' moves closer to goal
Apollo, a three-year strategic research program, is producing results in its quest to provide the technology for efficient migration to 4G comms and multiprocessing in the sub-45nm era.
2004-07-15 IC industry eyes reaggregation
EDA and IP will reaggregate, causing intersection points where automation is missing.
2005-09-23 Fujitsu rolls 65nm ASIC, SoC process
Enabling the next wave of semiconductors, Fujitsu Ltd has rolled out its 65nm process technology for advanced ASIC and system-on-a-chip (SoC) designs.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top