Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > verification market

verification market Search results

?
?
total search810 articles
2004-06-09 Verisity eyes 10x verification boost with VPA
Verisity hopes to address the growing complexity in IC development with a series of applications for both engineering-level and project-level problems.
2003-01-21 Synopsys moves customers to verification area
Synopsys Inc. hopes to hold on to a slight lead in the formal verification market as it moves customers from the Design Verifyer tool to its internally developed Formality equivalence checker.
2004-12-08 Dataquest issues 2004 EDA market report
The lack of new 65nm and 45nm tools will slow revenue growth in 2004 and 2005 and the EDA industry will report $4.2 billion in revenue for 2004.
2006-06-01 Breaking the verification barrier
Startup OneSpin Solutions believes it has technology that will usher in a new era of IC formal verification. But if this company is successful, the real breakthrough may be one of bringing internal technology from a large integrated device manufacturer into a global, commercial EDA market.
2013-05-28 Volt/VAR optimisation market to double in 5 years
IMS Research forecasted that global shipments of Volt/VAR optimisation (VVO) control electronics used in smart electricity grids are forecast to climb to well over 100,000 units by 2018.
2013-07-22 Virtual design, verification for e-Mobility
Learn how to address many of the emerging engineering challenges that carmakers now face.
2003-09-24 Verification, test providers form outsourcing body
Six providers of services and tools for IC verification and test have banded together to form Expert Services and Tools for Semiconductors (ESTS
2009-01-21 Verification tool provides step-by-step approach
OneSpin Solutions has amended its software and packaged it in a way that supports a step-by-step approach for beginners.
2007-07-09 Verification tool for ARM-based wireless systems debuts
Mentor Graphics Corp. today extends support of iSolve emulation-based IP products for ARM processors to enable the high-speed verification of wireless and multimedia applications and reduce time to market.
2010-05-14 Verification platform suits algorithm design, LSI testing
Xilinx K.K. and Hitachi Information & Communication Engineering Ltd have released the LogicBench system-level design verification platform that uses Xilinx Virtex-6 LX760 FPGA
2012-04-20 Verification platform geared for SoC, FPGA design
Mentor Graphics' Questa 10.1 release claims to increase productivity with regard to verification and boasts enhanced support of the Universal Verification Methodology
2004-01-01 Verification platform for Jeda language rolls
Jeda Technologies released Jeda-X, a commercial product based on the Jeda hardware verification language
2007-08-29 Verification kit supports advanced techniques
Cadence Design Systems' new verification kit for SoC designs that aims to enable engineers to adopt advanced verification techniques with reduced risk and deployment effort
2015-05-15 Verification IP for DDR4 3DS allows higher-density DRAMs
Synopsys' VIP for DDR4 3DS is natively integrated with its Verdi protocol analyser, offering a graphical protocol-aware debug environment that synchronises memory transactions with signals.
2008-11-13 Verification IP eases USB 3.0 dev't
Denali has announced that its PureSpec verification IP product now backs the USB 3.0 specification from the USB 3.0 Promoter Group, enabling device and system designers to start advanced USB 3.0 production
2009-04-06 User-customizable verification module to debut
Aegis Software is set launch the third major release of its Version 7 manufacturing operations software, known as R3, at the 2009 APEX exhibition in Las Vegas.
2008-06-02 Use system models for better verification
This article describes the system-level to RTL design and verification flow of a commercial graphics processing chip. In this flow, system models were developed to validate the arithmetic computation of video instructions and were then used to verify the RTL implementation using sequential logic equivalence checking
2008-10-09 TSMC, Mentor team on advanced physical verification
TSMC and Mentor Graphics have collaborated on physical verification solutions leveraging a new feature of the Calibre nmDRC product called "Equation-Based DRC
2002-04-22 TransEDA licenses formal-verification technology from SRI
Making a concerted effort to be seen as more than a simulation add-on tool vendor, TransEDA plc has licensed raw formal-verification technology from Stanford Research Institute and plans to turn this know-how into formal and semiformal verification tools within a year
2003-06-05 TransEDA debuts property verification tool
TransEDA has announced a property and assertion capture and validation tool at the 2003 Design Automation Conference.
2006-02-23 Tool generates verification plans from design specs
Severity One is starting to sell Relay, a tool that produces reusable, coverage-driven verification plans from textual specifications or user input through a graphical user interface
2010-05-11 Synthesis tool handles complex design verification
NextOp is bridging design and verification with the introduction of an assertion-based verification solution to automatically generate functional coverage properties from testbench and RTL
2014-03-07 Synopsys unveils verification compiler sol'n
The Verification Compiler is a portfolio of integrated, next-generation verification technologies that include advanced debug, static and formal verification, simulation, verification IP and coverage closure
2014-09-25 Synopsys platform speeds up time-to-market for advanced SoCs
The Synopsys Verification Continuum introduces Unified Compile with VCS and Unified Debug with Verdi across the verification flow, speeding time-to-market by months for complex SoC designs.
2010-02-10 Synopsys expands verification products via CoWare
Synopsys Inc. has signed a definitive agreement to acquire CoWare Inc., a supplier of software and services for electronic systems design.
2004-05-14 Synopsys enhances SiVL verification tool
Synopsys has announced enhancements to its SiVL verification tool, a silicon-versus-layout tool
2006-09-15 Synopsis announces verification IP for OCP interface
Synopsys said it developed verification IP for the OCP interface in response to customer demand for using its DesignWare Library and VCS Verification Library to verify systems and cores that utilize OCP
2005-09-01 Sub-$200 tools power 'farms' for verification
Stanley Hyduke sees a not-so-distant future for the semiconductor industry in which companies are running thousands of simultaneous simulations to cope with the verification bottleneck
2007-12-12 Standalone equivalence checker tailored for FPGA market
OneSpin Solutions says its 360 EC-FPGA equivalence checker is the industry's first sequential equivalence checking solution dedicated toand priced forthe FPGA market
2013-07-31 SpeedBridge adapter enables PCIe 3.0 design verification
The SpeedBridge Adapter for PCIe 3.0 provides easy bring-up and fast debug of PCIe-based designs when used with a Cadence Palladium Verification Computing Platform
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top