Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > verification solution

verification solution Search results

?
?
total search750 articles
2007-12-18 Verification tool speeds up RFIC designs
Agilent Technologies has developed the GoldenGate Plus for RFIC simulation, analysis and verification
2011-04-21 Verification tool offers advanced analysis, debug
Synopsys, Inc. has introduced the CustomExplorer Ultra mixed-signal verification environment that offers a comprehensive regression analysis
2007-07-09 Verification tool for ARM-based wireless systems debuts
Mentor Graphics Corp. today extends support of iSolve emulation-based IP products for ARM processors to enable the high-speed verification of wireless and multimedia applications and reduce time to market
2007-11-30 Verification tool eases embedded development
S2 Technologies has released Verification-as-Services, said to be the first comprehensive solution for organizations developing software for real-time or embedded applications.
2010-05-11 Synthesis tool handles complex design verification
NextOp is bridging design and verification with the introduction of an assertion-based verification solution to automatically generate functional coverage properties from testbench and RTL.
2005-06-02 Synopsys VCS NTB solution verifies Huawei ASIC designs
Synopsys Inc.'s VCS comprehensive RTL verification solution with Native Testbench (NTB) technology and comprehensive coverage has been adopted by Huawei Technologies for verification of complex broadband ASIC designs
2004-06-24 Synopsys tips system-level co-verification
Synopsys Inc. and embedded virtual-platform startup Virtio are jointly developing a system-level hardware-software co-verification solution that will allow designers to work from correlated models, the companies said.
2005-02-09 Synopsys supports SUSE LINUX with verification platform
Synopsys Inc. will support the SUSE LINUX Enterprise Server 9 operating system (OS) from Novell on both 32bit and 64bit x86 instruction sets for Synopsys' Galaxy Design and Discovery verification platforms
2003-06-27 Synopsys strengthens verification efforts with acquisition
Synopsys Inc. has acquired InnoLogic Systems Inc., a provider of memory and full-custom equivalence checking technology.
2004-05-14 Synopsys enhances SiVL verification tool
Synopsys has announced enhancements to its SiVL verification tool, a silicon-versus-layout tool
2007-10-05 Synopsys beefs up verification line with Sandwork acquisition
Synopsys has announced its acquisition of Sandwork Design, a privately held firm providing analog and mixed-signal verification solutions
2011-02-09 Synopsis launches verification migration program
Synopsys has launched its verification FastForward migration program and invited Cadence Incisive and Mentor Questa users to join
2006-09-15 Synopsis announces verification IP for OCP interface
Synopsys said it developed verification IP for the OCP interface in response to customer demand for using its DesignWare Library and VCS Verification Library to verify systems and cores that utilize OCP
2005-06-24 ST cuts verification time with Synopsys VCS RTL solution
STMicroelectronics has used Synopsys Inc.'s VCS comprehensive RTL verification solution to ensure verification completeness of 10 million-gate design targeted at TV applications.
2005-03-28 Renesas integrates Mentor's 0-In for assertion based verification flow
Renesas Technology Corp. has completed the integration of Mentor Graphics Corp.'s 0-In assertion synthesis technology and assertion-based verification flows with Renesas' LogicBench rapid prototyping system
2007-01-10 Renesas adopts Synopsys' VCS verification solution
Synopsys announced that Renesas has adopted the VCS functional verification solution and VMM methodology to verify its critical SuperHyway bus on-chip interconnect infrastructure.
2006-08-18 Realtek, Cadence collaborate on formal verification design
Cadence Design and Realtek Semiconductor announced that they have collaborated to successfully reduce the risk of functional errors on its pilot multi-supply voltage design.
2003-07-03 PLX, Jasper partner on formal verification solution
PLX Technology Inc. and Jasper Design Automation have collaborated to bring formal verification to PLX chips based on PCI Express technology, via the JasperGold formal verification tool
2008-12-09 Open source SystemVerilog solution rolls
Cadence Design Systems has released an open source SystemVerilog solution to help users include Synopsys Inc.'s Verification Methodology Manual verification IP (VMM VIP).
2007-10-09 Oki taps Synopsys VMM tech for SoC verification
Oki Network LSI has achieved 15 first-pass verification successes of complex SoCs within the first year of adopting SystemVerilog and Synopsys' Discovery Verification Platform
2007-07-16 Multivoltage verification solution eases low-power design
MaVeric is a comprehensive multivoltage verification solution that hopes to ease designers' struggles with low-power designs that require the verification of multiple voltage "islands."
2002-06-28 Motorola adopts Cadence's analog/mixed-signal design solution
Motorola Inc. has adopted Cadence Design Systems Inc.'s full-chip 3D device-level parasitic extraction solution called Assura RCX, for its analog and full-custom design flows
2008-06-30 Mentor platform deals with accelerated verification of PCIe apps
Mentor Graphics Corp. introduces a high-performance platform to accelerate the verification of PCIe products
2003-03-05 Mentor Graphics to develop FPGA verification solution for Thales
Mentor Graphics Corp. has entered into a technology relationship with Xilinx Inc. and Thales Communications to develop a new FPGA verification flow to meet Thales' requirements for its next-generation products
2003-05-09 Mentor Graphics emulation solution adopted by Silicon Graphics
Silicon Graphics Inc. has selected Mentor Graphics Corp.'s verification solution package to accelerate their development schedules and mitigate the risk of silicon re-spins.
2003-08-18 Memory overwhelms current verification techniques
Circuit simulation is unable to provide adequate functional verification coverage for memories
2007-09-24 Magma, UMC deliver verification, DFM tools for 65nm
Magma Design Automation Inc. has partnered with UMC to deliver a broad physical verification and design for manufacturability solution for 65nm designs.
2013-10-08 Kozio unveils versatile hardware verification solution
Kozio has developed a special verification and test OS called VTOS that has a small memory footprint and boasts fast load times
2006-11-22 Freescale, Synopsys ink verification agreement
Freescale and Synopsys have signed an agreement for Freescale's use of the latter's electronic design automation software for the functional verification of complex semiconductor designs
2004-02-04 EDA providers team on verification solutions
EDA providers Denali Software Inc. and CoWare have announced a partnership to address system-level verification of complex chip designs
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top