Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > verilog 4

verilog 4 Search results

?
?
total search110 articles
2004-09-30 AccelChip links to CoWare, Mentor tools
AccelChip Inc. said it has teamed with SystemC tool vendor CoWare Inc. and, separately, with Mentor Graphics to provide advanced design and verification flows for DSP design.
2007-06-29 A new way to predict LDMOS DC signal behavior
To reduce the design cycle time and cost for wireless applications, it is useful to have models that can help predict and simulate the behavior of RF power transistors, such as ST's PD54003L-E device.
2010-01-22 64bit simulator handles larger designs
SynaptiCAD is offering the first 64bit Linux version of VeriLogger Extreme, a Verilog simulation and debug environment
2002-03-13 0-In monitors verify protocols
A line of white-box protocol monitors, called CheckerWare Monitors, has been added to the 0-In Design Automation Inc. suite of white-box verification solutions.
2003-12-24 Synopsys invests in accelerator provider Tharas
Synopsys Inc. has joined with NeoCarta Ventures to provide $4 million in venture funding for Tharas Systems, a provider of simulation accelerators. Tharas provides Hammer, a mixed-language acceleration solution that promises fast compilation and run times
2016-02-05 Programmable SoC flaunts wide-ranging configurability
Cypress Semiconductor released the ARM M0-based PSoC 4 L-series that includes 98 general purpose IOs, a USB device controller, DMA, LCD drive and a CAN interface
2004-11-18 Magma, Aldec deliver front-to-back FPGA design flow
Magma Design Automation Inc. and Aldec Inc. have completed the design flow interface between active-HDL 6.3 and PALACE version 2.4
2011-07-07 FPGAs, PCIe IP core pass PCIe 2.0 compliance
Lattice Semiconductor's FPGA and PCIe IP core passed the PCI-SIG PCIe v2.0 compliance and interoperability testing for 1- and 4-lane configurations
2013-12-20 Coventor unveils 64bit MEMS design software
In addition to having the ability to export Verilog-A models, the software is designed to operate in parallel with Matlab and Virtuoso design software from Mathworks and Cadence Design Systems
2005-01-31 Back to the language roots
Although SystemC has its place in the hardware-design process, it still can't compete with Verilog and VHDL
2010-07-30 Proof kit verifies DFI specification
Jasper Design Automation Inc. has released proof kits for the DFI (DDR-PHY) specification. The kits are written in System Verilog
2006-11-10 Xilinx upgrades XtremeDSP to support Virtex-5 LX, LXT
Xilinx Inc. has announced the immediate availability of version 8.2 of its XtremeDSP development tools, which feature optimized DSP support for Xilinx Virtex-5 LX and LXT
2006-01-12 Xilinx tool supports embedded, DSP, real-time debug design flows
Xilinx announced the availability of the ISE WebPACK 8.1i programmable logic design tool, which includes all the features of ISE Foundation with full support for embedded, DSP and real-time debug design flows.
2005-11-18 Xilinx sets up authorized training provider network in Asia-Pacific
Xilinx Inc. announced the formation of its Authorized Training Provider (ATP) network in Asia-Pacific to provide electronics design engineers across the region with FPGA design courses.
2007-06-01 XA offers better simulation accuracy
Promising a new approach to fast Spice simulation, Synopsys Inc. introduced Discovery AMS 2007, a group of solutions that includes the XA simulation technology option for the NanoSim and HSim fast SPICE simulators.
2006-12-28 Video processor engines handle H.264
Tensilica announced a family of software-based video processor engines for mobile handsets and media players.
2003-07-30 Verplex upgrades formal-verification line
On the verge of closing its sale to Cadence, Verplex is releasing an upgrade to its Conformal line of equivalence checkers.
2014-07-15 Utilising ASOS for the Internet of Things (Part 1)
An RTOS used to control multiple tasks running on an embedded system may be synthesised and the result is an application specific operating system (ASOS). Part 1 covers the building blocks of this concept.
2014-07-17 Utilising ARM Cortex-M based SoCs (Part 1)
Learn how internal SoC peripherals, such as an op-amp, ADC, PWM, and most importantly a processor core, are used to develop a system with the least number of components on the PCB.
2008-06-02 Use system models for better verification
This article describes the system-level to RTL design and verification flow of a commercial graphics processing chip. In this flow, system models were developed to validate the arithmetic computation of video instructions and were then used to verify the RTL implementation using sequential logic equivalence checking.
2008-07-22 Two design IP cores simplify interface connection
eInfochips has launched two design IP cores designed to reduce networking interfaces and video surveillance chip development time and cost.
2015-05-08 The MCU guy's guide to FPGAs: The software
Embedded design engineers usually come from MCU background, so they often have only a vague idea as to what an FPGA is. In this article, we are going to consider the FPGA equivalent to MCU software.
2016-05-16 The ideal union of PAM and Ethernet
Understand how various Ethernet speeds evolved through the utilisation of various pulse amplitude modulation (PAM) schemes.
2002-09-20 Taiwan hosts EDA&T 2002
The 10th Electronic Design Automation & Test Expo (EDA&T) is set to be held in Hsin Chu, considered by many as Taiwan's
2007-08-13 System management tool starts at $1.20
Actel has introduced a new reference design for embedded applications that enables intelligent system and power management implementations starting at $1.20.
2006-03-30 Synopsys announces platform support for Sun processor
Synopsys announced its Galaxy Design and Discovery Verification Platform support for Sun Microsystems' UltraSPARC T1 processor.
2011-09-01 Speeding up medical imaging process using FPGA
Read about the use of FPGA platform and a synthesis tool called Impulse C to speed up a statistical line of reaction estimation for a high-resolution PET scanner.
2004-01-16 Sand Video crafts core for mobile TV
Sand Video has launched a licensable H.264 core designed specifically for mobile TV and other video applications on cellphones, PDAs and automobile navigation systems.
2006-06-02 Reborn Micro Magic offers EDA, IC design services
The original founders of Micro Magic Inc. decided to restart their company, and they're back in business last month with services and revamped tools.
2009-03-06 Performing DAC operations with CPLDs
This article shows how a CPLD can replace a DAC, allowing it to drive an audio speaker or control things like LED intensity, motor speed, and servo position.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top