Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > virtuoso neocircuit

virtuoso neocircuit Search results

?
?
total search2 articles
2005-06-13 Cadence Virtuoso NeoCircuit completes Oki IP analog designs
Cadence Design Systems Inc. and Oki Electric Co. Ltd have disclosed that Oki achieved five times faster design turn-around-time for its analog blocks than with its previous design methodology and has completed 30 reusable analog IP designs using Cadence Virtuoso NeoCircuit technology.
2012-11-27 Electrically-aware design enhances AMS ICs
Implementing electrically-aware design means every physical design decision regarding placement and routing is analysed in terms of its impact on electrical performance and reliability.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top