Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Advanced Search > xc4000ex

xc4000ex Search results

?
?
total search10 articles
2000-06-27 Xilinx FPGAs: A technical overview for the first-time user
This application note introduces the reader to the various Xilinx product families' logic components and provides a general overview of what the logic components within the devices are used for.
2000-06-26 XC4000 series technical information
This application note contains additional information that may be of use when designing with XC4000 Series devices. This information supplements the product descriptions and specifications, and is provided for guidance only.
2000-06-21 XC4000 series edge-triggered and dual-port RAM capability
This application note examines the edge-triggered capability of the XC4000 FPGAs to simplify system timing and provide better performance for RAM-based designs. It also discusses these FPGAs' dual-port mode, which offers new capabilities and simplifies FIFO designs.
2000-06-21 Using Select-RAM Memory in XC4000 Series FPGAs
This application note describes how to implement Select-RAM memory in XC4000 Series design: in schematic entry, MemGen memory block generator, X-BLOX schematic-based synthesis, and HDL-synthesis environments. It also describes specifying timing requirements, evaluating performance and floorplanning.
2000-06-21 Using Select-RAM Memory in XC4000 Series FPGAs
This application note describes how to implement Select-RAM memory in XC4000 Series design: in schematic entry, MemGen memory block generator, X-BLOX schematic-based synthesis, and HDL-synthesis environments. It also describes specifying timing requirements, evaluating performance and floorplanning.
2000-06-26 System design with new XC4000X I/O features
This application note examines the I/O features of the XC4000X FPGA family including an additional latch on each input and an output multiplexer on each output. These features are discussed, and examples show how to use them.
2000-06-22 Synchronous and asynchronous FIFO designs
This application note describes RAM-based FIFO designs using the dual-port RAM in XC4000-Series devices. Synchronous designs with a common read/write clock are described, as well as asynchronous designs with independent read and write clocks.
2000-06-21 Implementing FIFOs in XC4000 series RAM
This application note demonstrates how to use the various RAM modes in XC4000 series logic blocks. A simple FIFO is implemented in several different ways, using combinations of level-sensitive (asynchronous) and edge-triggered (synchronous), single-port and dual-port RAM.
2000-06-28 Choosing a Xilinx product family
This application note describes the various Xilinx product families. Differences between the families are highlighted. The focus of the discussion is how to choose the appropriate family for a particular application.
2000-06-23 Block Adaptive Filter
This application note describes a specific design for implementing a high-speed, full precision, adaptive filter in the XC4000E/EX family of FPGAs.
Bloggers Say

Bloggers Say

See what engineers like you are posting on our pages.

?
?
Back to Top